


[CS M51A FALL 18] HOMEWORK 3

Due: 10/26/18

Homework Problems (80 points total)

Problem 1 (10 Points)

Show that the network in the figure below is combinational even though there is a physical loop.



Problem 2 (10 points)

For the following tabular description of a network, give its graphical description and determine whether the network is valid. If not valid, make modifications on the description so that it is valid.

From	To
<i>R</i>	<i>A</i> ₁
<i>S</i>	<i>A</i> ₂
<i>A</i>	<i>B</i> ₁
<i>A</i> ₂	<i>C</i> ₁
<i>T</i>	<i>C</i> ₂
<i>X</i>	<i>C</i> ₃
<i>C</i>	<i>D</i> ₁
<i>Y</i>	<i>D</i> ₂
<i>B</i>	<i>E</i> ₁
<i>D</i>	<i>E</i> ₂
<i>E</i>	<i>Z</i>


Gate	Type	Input	Output
A	AND2	<i>A</i> ₁ <i>A</i> ₂	A
B	NOT	<i>B</i> ₁	B
C	AND3	<i>C</i> ₁ <i>C</i> ₂ <i>C</i> ₃	C
D	OR2	<i>D</i> ₁ <i>D</i> ₂	D
E	OR2	<i>E</i> ₁ <i>E</i> ₂	E

Problem 3 (10 points)

Show that the set $\{\text{XNOR}, \text{OR}\}$ is universal. You can use constant 0 or 1 (only one of them).

Problem 4 (10 points)

Analyze the NAND-NOR network shown in the figure below. Obtain switching expressions for the outputs.



Problem 5 (40 points)

Analyze the network as shown in the figure below. Obtain:

- Switching expressions for each of the outputs.
- A high-level description assuming that the bit-vector $\underline{s} = (s_2, s_1, s_0)$ represents an integer in the radix-2 representation.
- For the gate characteristics given in Table 4.1, determine (decompose the gates not available in the table):
 - the load factor of each input;
 - the load for each gate output; and
 - the delay of the network. Give this delay in terms of the load of the output.
- Give a timing diagram showing the delays in the critical path.

