CSE30320 Computer Architecture: MIPS Instruction Encoding Map Subset (others grayed out) instruction bits [31:26] bits [5:0] when [31:26]

instruction bits [31:26]										
<u> </u>		ode			<u> </u>	,				
_	hex		ор	descr	format	class				
0	0	000000	func		R	alu, jump				
2	2	000001	<i>func</i> i	i i i i i i i i i i i i i i i i i i i	I 	branch				
3	3	000010	j jal	jump jump and link	J	jump				
4	4	00011	beq	branch if equal	I	jump branch				
5	_	000100	bne	branch not equal	I	branch				
6	6	000101	blez	Branch not equal	I	branch				
7	7	000111	bgtz		Ī	branch				
8	8	001000	addi	add immediate	I	alu				
9	9	001001	addiu	add imm unsigned	I	alu				
10	Α	001010	slti	set less than imm	I	alu				
11	В	001011	sltiu	slt imm unsigned	I	alu				
12	C	001100	andi	and immediate	I	alu				
13	D	001101	ori	or immediate	I	alu				
14	Е	001110	xori	xor immediate	Ι	alu				
15	F	001111	lui	load upper immediate	I	alu				
16	10	010000	сор							
17	11	010001	сор							
18	12	010010	сор							
19	13	010011	la a = 7		-	la mare ele				
20	14 15	010100	beql		I I	branch				
22	16	010101 010110	bnel blezl		I	branch branch				
23	17	010110	bgtzl		I	branch				
24	18	011000	Dytzi			Drunen				
25	19	011000								
26	1A	011010								
27	1B	011011								
28	10	011100	func		R					
29	1D	011101								
30	1E	011110								
31	1F	011111								
32	20	100000	lb	load byte	I	mem				
33	21	100001	lh	load half	I	mem				
34	22	100010	lwl		I	mem				
35	23	100011	lw	load word	I	mem				
36	24	100100	lbu	load byte unsigned	I	mem				
37	25	100101	lhu	load half unsigned	<u> I</u>	mem				
38	26	100110	lwr		I	mem				
39	27	100111	-1-	-1 h1 -						
40	28 29	101000	sb	store byte store half	I I	mem				
42	29 2A	101001	sh sw1	Store natt	I	mem				
43	2B	101010	swl sw	store word	I	mem mem				
44	2C	101100	377	Store Word		mem				
45	2D	101101								
46	2E	101110	swr		I	mem				
47	2F	101111	cache		Ī					
48	30	110000	11		I	mem				
49	31	110001	lwc1		I	сор				
50	32	110010	lwc2		I	сор				
51	33	110011	pref		I					
52	34	110100								
53	35	110101	ldc1		I	сор				
54	36	110110	ldc2		I					
55	37	110111								
56	38	111000	sc		<u> I</u>	сор				
57	39	111001	swc1		I	сор				
58	3A	111010	swc2		I	сор				
59	3B	111011								
60	30	111100	cdc1		т	con				
61	3D 3E	111101	sdc1		I I	cop				
62 63	3E 3F	1111110	sdc2		1	сор				
03	21	111111								

		b		s grayed out) when [31:26] = 0	
doc	fur			docon	class
dec 0	hex 0	bin 000000	op sll	descr shift left logical	class alu
1	1	000000	511	Sill'it left logical	utu
2	2	000010	srl	shift right logical	alu
3	3	000011	sra	onere regine regreat	alu
4	4	000100	sllv		alu
5	5	000101			
6	6	000110	srlv		alu
7	7	000111	srav		alu
8	8	001000	jr	jump register	jump
9	9	001001	jalr		jump
10	A B	001010 001011	movz		alu alu
12	C	001100	syscall	system call	sys
13	D	001101	break	System carr	sys
14	E	001110			
15	F	001111	sync		alu
16	10	010000	mfhi		alu
17	11	010001	mthi		alu
18	12	010010	mflo		alu
19	13	010011	mtlo		alu
20 21	14 15	010100			
22	16	010101 010110			
23	17	010110			
24	18	011000	mult		alu
25	19	011001	multu		alu
26	1A	011010	div		alu
27	1B	011011	divu		alu
28	10	011100			
29	1D	011101			
30	1E	011110			
31	1F	011111		- 4 4	-1
32 33	20	100000	add addu	add add unsigned	alu alu
34	22	100001	sub	subtract	alu
35	23	100010	subu	sub unsigned	alu
36	24	100100	and	and	alu
37	25	100101	or	or	alu
38	26	100110	xor	xor	alu
39	27	100111	nor	nor	alu
40	28	101000			
41	29	101001	-7.		-1
42 43	2A 2B	101010	slt sltu	set less than	alu alu
44	2C	1011011	SITU	set less than unsigned	atu
45	2D	101100			
46	2E	101110			
47	2F	101111			
48	30	110000	tge		sys
49	31	110001	tgeu		sys
50	32	110010	tit		sys
51	33	110011	titu		sys
52	34	110100	teq		sys
53 54	35 36	110101	tno		5)/5
55	36	110110	tne		sys
56	38	111000			
57	39	111000			
58	3A	111010			
59	3B	111011			
60	3C	111100			
61	3D	111101			
62	3E 3F	1111110			