Popular repositories Loading

1. signed_unsigned_4x4_bit_multiplier signed_unsigned_4x4_bit_multiplier Public

   VHDL

2. Priority_encoder Priority_encoder Public

   Verilog

3. chip_camp_ohm chip_camp_ohm Public

   Chip Camp exercise

   Verilog

4. Double_dabble Double_dabble Public

   Converts an 8-bit binary number to a sequence of BCD (binaty coded decimal) digits on a 7-segment display.decimal number displayed.

   Python 1

5. Double_dabble_SV Double_dabble_SV Public

   Double_dabble (written in System Verilog) converts 8-bit binary numbers to decimal numbers displayed on a 7-segment display as sequences of 3 BCD digits.

   Python