Skip to content

@euvm euvm

Change the repository type filter

All

    Repositories list

    11 repositories

    • verilator

      Public
      Verilator open-source SystemVerilog simulator and lint system
      C++
      •
      GNU Lesser General Public License v3.0
      •771•0•0•0•Updated May 29, 2024May 29, 2024

    • minisat

      Public
      A minimalistic and high-performance SAT solver
      C++
      •
      Other
      •412•0•0•0•Updated Mar 4, 2024Mar 4, 2024

    • apb_qemu

      Public
      D
      •0•0•0•0•Updated Jun 29, 2023Jun 29, 2023

    • avst_adder

      Public
      Example setup for UVM driven Icarus Verilog Simulation
      D
      •35•7•0•0•Updated Jun 13, 2023Jun 13, 2023

    • avmm_sha3

      Public
      Verilog
      •
      Other
      •4•1•0•0•Updated Jan 24, 2022Jan 24, 2022

    • qemu_cosim

      Public
      Tool to automate the generation of APB RTL file and RAL Model using given Register Specification sheet.
      D
      •1•0•0•0•Updated Aug 15, 2021Aug 15, 2021

    • reg_debug

      Public
      An Open-Source Solution for Interactive Register Debugging using given Register Specification sheet for Register Verification
      Python
      •1•0•0•0•Updated Aug 14, 2021Aug 14, 2021

    • socfpga_cosim

      Public
      UVM testbench for de10-nano CycloneV board
      D
      •
      Other
      •8•2•0•0•Updated Jan 23, 2021Jan 23, 2021

    • simple_spi

      Public
      Verilog
      •25•2•1•3•Updated Oct 20, 2019Oct 20, 2019

    • axi4lite_sha3

      Public
      Verilog
      •
      Other
      •3•5•0•0•Updated Jun 21, 2019Jun 21, 2019

    • avst_keccak

      Public
      UVM Testbench for Keccak sha3 core downloaded from Opencores https://opencores.org/projects/sha3
      Verilog
      •
      Other
      •4•5•0•0•Updated Jun 15, 2019Jun 15, 2019