
# CSE 331/503 COMPUTER ORGANIZATION FALL 2020 HOMEWORK 4 REPORT

**OZAN GEÇKİN 1801042103** 

# Single Cycle Datapath Design:




CamScanner ile tarandı

I used following schema. I designed all the modules I use in my datapath.

# **Modules**

# **Instruction Memory:**

I use it to hold my instructions. It receives 32 bit address and clock as input. It gives 32 bit instruction as output.




#### **Instruction Memory Test:**

```
sim:/instruction_testbench/PC
VSIM 6> step -current
# Inst [
                  1]-- Opcode=000000 [00], Rs=01000 [08], Rt=00011 [03], Imm=0000100010100000 [08a0]
# Inst [
                  2]-- Opcode=001010 [0a], Rs=11111 [1f], Rt=00101 [05], Imm=0000010011111111 [04ff]
# Inst [
                  3]-- Opcode=000100 [04], Rs=00001 [01], Rt=00101 [05], Imm=000000000000011 [0003]
                  4]-- Opcode=000000 [00], Rs=01000 [08], Rt=01001 [09], Imm=1111100010100001 [f8a1] 5]-- Opcode=000000 [00], Rs=01000 [08], Rt=01001 [09], Imm=1111100010100101 [f8a5]
# Inst [
# Inst [
                  6]-- Opcode=000000 [00], Rs=01000 [08], Rt=01001 [09], Imm=11111100010000000 [f880]
# Inst [
                  7]-- Opcode=100011 [23], Rs=01001 [09], Rt=01000 [08], Imm=0000000000001111 [000f]
  Inst
                  8]-- Opcode=000000 [00], Rs=01010 [0a], Rt=01110 [0e], Imm=0111100010000010 [7882]
# Inst [
# Inst [
                  9]-- Opcode=000000 [00], Rs=11111 [1f], Rt=10000 [10], Imm=1000100000100010 [8822]
                 10]-- Opcode=000000
                                      [00], Rs=11110 [1e], Rt=10001 [11], Imm=1001000000100011 [9023]
  Inst [
                 11]-- Opcode=000000 [00], Rs=10010 [12], Rt=11101 [1d], Imm=1010000000101010 [a02a]
# Inst [
# Inst [
                 12]-- Opcode=000000 [00], Rs=10110 [16], Rt=10101 [15], Imm=1010100000101011 [a82b]
  Inst
                 131-- Opcode=001000
                                      [08], Rs=10101 [15], Rt=10111 [17], Imm=00000000000010010
                 14]-- Opcode=001100 [0c], Rs=10111 [17], Rt=11001 [19], Imm=0000000000011011 [001b]
# Inst [
# Inst [
                 15]-- Opcode=001001 [09], Rs=11001 [19], Rt=11010 [1a], Imm=0000000000100011 [0023]
  Inst
                 16] -- Opcode=001101 [0d], Rs=11010 [1a], Rt=11011 [1b], Imm=0000000000011001 [0019]
                 17]-- Opcode=001010 [0a], Rs=11101 [1d], Rt=11100 [1c], Imm=0000000000011101 [001d]
# Inst [
# Inst [
                 18]-- Opcode=100011 [23], Rs=11110 [1e], Rt=11111 [1f], Imm=0000000001000000 [0040]
  Inst
                 19]-- Opcode=110000 [30], Rs=11111 [1f], Rt=11110 [1e], Imm=0000000010000000 [0080]
                 20]-- Opcode=001111 [0f], Rs=01011 [0b], Rt=11101 [1d], Imm=0000000001111111 [007f]
# Inst [
                 21]-- Opcode=000100 [04], Rs=00011 [03], Rt=00111 [07], Imm=0000000000010110 [0016]
# Inst [
  ** Note: $finish
                       : C:/altera/13.1/workspace/hw/instruction_testbench.v(13)
     Time: 420 no Itaxation: O Instance: /instruction testhen
```

#### **Register Modul:**

You redesigned it according to the New R-type instructions. There were 2 data entries. You can see all inputs and outputs in RTL view.




# **Register Modül Test:**

Register Before: Test Code: Register After:

```
// format=bin addressradix=h dataradix=
                                                 // instance=/mips32 register testbench/mips1/re
// format=bin addressradix=h dataradix=b versio
llllllllllllllllllllllllllllllll
00000000000000000000000000000011
00000000000000000000000000000011
000000000000000000000000000000111
                                                 000000000000000000000000000000110
                                                 00000000000000000000000000001111
00000000000000000000000011110000
000000000000000000011110000000
                                                 0000000000000000000010000000000
                                                 000000000000000000000001100000
                                                  ☐initial begin
000000000000000000000000000010111
                        clk = 1;
00000000000000000000000000011000
                                                 reg1 = 5'b00000;
00000000000000000000000000011001
                         reg2 = 5'b00001;
                                                  000000000000000000000000000011010
000000000000000000000000000011010
                                                 00000000000000000000000000011011
                         writeRegister = 5'b00010;
00000000000000000000000000011100
                         regWrite = 1;
00000000000000000000000000011101
                                                  000000000000000000000000000011101
                        regWriteRs= 1;
00000000000000000000000000011110
                         writeData = 32'b111111111111111111111111111111;
                                                 00000000000000000000000000011111
00000000000000000000000000011111
```

## **Data Memory:**

I use it to write and read data. You can see all inputs and outputs in RTL view.



# **Data Memory Test:**

#### Data Before: Data After:


// format=bin addressradix=h dataradix=b version=l 


# **Test Code:**

```
| Sim:/mips32_data_testDencn/memkeaq \
| Sim:/mips32_data_testDench/clk |
| VSIM5> step -current |
| Memorye store edilen data: | | | | | | |
| # signal_mem_write=1, signal_mem_read=1, clk=1, write_data=| | | | | | |
| # signal_mem_write=1, signal_mem_read=1, clk=1, write_data=| | | | |
| VSIM6>
```

# **Control Unit:**

I have generated my signals using the Turth table. The control unit takes opcode as input. And it generates the signals required for the instruction to occur.





# **Control Unit Test:**

```
Sim:/ControlUnit_testbench/RegWrite

VSIM 5> step -current

procede=100011, regDst=0,ALUSrc=01,regWire=1,memRead=1,MemToReg=0,memWrite=1,brach=0,aluop=000,jump=0,RegWriteRs=0


procede=101011, regDst=0,ALUSrc=01,regWire=0,memRead=0,MemToReg=1,memWrite=0,brach=0,aluop=000,jump=0,RegWriteRs=0

procede=000000, regDst=1,ALUSrc=00,regWire=1,memRead=0,MemToReg=0,memWrite=0,brach=0,aluop=010,jump=0,RegWriteRs=1

VSIM 6>
```

#### **ALU Control Unit:**

It generates the signal to choose which action the ALU does. It receives the function code and the aluop. It receives the ALU from the control unit.



# **ALU Control Test:**

```
VSIM 5> step -current

# alu0p=010, func=100000, aluctr=010


# alu0p=000, func=100000, aluctr=010

# alu0p=001, func=001111, aluctr=100

VSIM 6>
```

#### **ALU Module:**


ALU performs operations according to the signal coming from the control and draws results.



#### **ALU Module Test:**

# **Comparator Module:**


Comparator produces the value by comparing the content of Rs and Rd with 0 according to the result from alu.



# **Comparator Module Test:**

# Mux 2 to 1 Module:

It selects one of the 2 inputs according to the incoming signal.




# Mux 2 to 1 Module test:

```
VSIM 7>

| VSIM 7>
```

#### Mux 4 to 1 Module:


It selects one of the 4 inputs according to the incoming signal. I used Mux 2 to 1 in its production.



#### Mux 4 to 1 Module Test:

#### Mux 8 to 1 Module:


It selects one of the 8 inputs according to the incoming signal. I used Mux 2 to 1 in its production.



# Mux 8 to 1 Module Test:

## **Adder Module:**


#### Adds 2 32-bit numbers.



#### **Adder Module Test:**

#### **Subtract Module:**

Subs 2 32-bit numbers.



# **Subtract Test Module**

#### **And Module:**

Ands 2 32-bit numbers.

#### **And Module Test:**

#### Or Module:

Or 2 32-bit numbers.

#### **Or Module Test:**

#### **Xor Module:**

Xor 2 32-bit numbers.

#### **Xor Module Test:**


# **Not Module:**

Notes 1 32-bit number.

#### **Not Module Test:**

# **SignExtend Module:**

According to Most Significant bit, it completes the number from 16 bits to 32 bits.



# **SignExtend Module Test:**

```
sim:/signExtend_testbench/out
VSIM 5> step -current
# inp=00000011111111111, out=000000000000000000001111111111
```

#### **ZeroExtend Module:**

It completes a 16-bit number with a leading 0 to 32 bits.

#### **ZeroExtend Module Test:**

```
sim:/zeroExtend_testbench/A
VSIM 5> step -current
# A=0101010101000000, ZeroExtend=0000000000000000101010101000000
```

# **Program Counter:**

I designed it for the jump and branch instructions. He gets insturction, jump signal, branch signal, clock. And holding the counter returns the omitted instruction.

**NOT:** I ran all my modules separately, but I had problems integrating with the datapath. I have shown that all my modules are working by adding their tests to my report. Thank you very much for your understanding and teaching in the whole semester.