Two source files of verilog have been added One is the five stage pipelined risc v architecture Second one is the Matrix Operations in which one is matrix Inversion and the other two are for Matrix Multiplication The Matrix Operations have still not been integrated with the risc v architecture The aim of this project is to integrate Matrix Operations as one of the operations in Risc V