Design Verification Engineer
- Atlanta
-
20:34
(UTC -12:00) - www.linkedin.com/in/jaimil-patel
Pinned Loading
-
Design-Verification
Design-Verification PublicEE 273: Logic Verification with UVM
-
Digital_Signal_Processing
Digital_Signal_Processing PublicPersonal quest to learn more about digital signal processing.
MATLAB
-
-
SPI_Protocol
SPI_Protocol PublicImplementation of SPI Protocol using Verilog on Intel FPGA DE-10 Lite
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

