HOWTO WRITE FAST NUMERICAL CODE EXERCISE 6

Pascal Spörri pascal@spoerri.io

May 11, 2013

1 Warmup

The code of this exercise has been run on an Intel Core i5-3570K CPU and Ubuntu 12.04 with gcc 4.6.3.

```
void warmup(float *x, float *y, int size, float alpha)

{
    #pragma ivdep
    int i;

    #pragma vector aligned
    for (i=0; i<size; i++)
    {
        y[i] = x[2*i]+x[2*i]+x[2*i+1]/alpha;
    }
}</pre>
```

Listing 1: Code of base.c

1.1 Baseline

The code of base.c has been compiled with the compiler flags: -m64 -march=corei7-avx -fno -tree-vectorize -03 -S.

1.1.0.1 Assembly code:

```
1    .file "base.c"
2    .text
3    .p2align 4,,15
4    .globl warmup
5    .type warmup, @function
6 warmup:
7    .LFBO:
8    .cfi_startproc
```

```
testl %edx, %edx
    jle .L1
10
    xorl %eax, %eax
11
    .p2align 4,,10
12
    .p2align 3
13
_{14} . L3:
    vmovss
            4(%rdi,%rax,8), %xmm2
15
            (%rdi,%rax,8), %xmm1
    vmovss
16
    vdivss %xmm0, %xmm2, %xmm2
17
    vaddss %xmm1, %xmm1, %xmm1
18
    vaddss %xmm2, %xmm1, %xmm1
19
    vmovss %xmm1, (%rsi,%rax,4)
20
    addq $1, %rax
21
    cmpl
          %eax, %edx
22
    jg .L3
23
_{\rm 24} .L1:
    rep
    ret
26
    .cfi_endproc
28 . LFEO:
    .size warmup, .-warmup
    .ident "GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3"
30
    .section .note.GNU-stack, "", @progbits
```

Listing 2: Compiler output of base.c using the flags -m64 -march=corei7-avx -fno-tree-vectorize -03 -S

We observe that no vector instructions have been used.

1.2 Autovectorization

The code of auto.c has been compiled with the compiler flags: -m64 -march=corei7-avx -O3 -S.

```
.file "auto.c"
    .text
    .p2align 4,,15
    .globl warmup
    .type warmup, @function
6 warmup:
7 .LFB0:
    .cfi_startproc
    pushq %rbp
    .cfi_def_cfa_offset 16
10
    .cfi_offset 6, -16
11
    movq %rsp, %rbp
12
    .cfi_def_cfa_register 6
13
    andq $-32, %rsp
14
    addq $16, %rsp
    testl %edx, %edx
16
```

```
jle .L1
17
          %edx, %r9d
    movl
18
          %edx, %ecx
    movl
19
          $3, %r9d
20
    shrl
          0(,%r9,8), %r8d
    leal
    testl %r8d, %r8d
22
    jе
       .L6
23
    leaq
         (%rdi,%rcx,8), %rax
24
          $7, %edx
    cmpl
25
         (%rsi,%rcx,4), %rcx
26
    leaq
    seta
          %r10b
27
          %rax, %rsi
    cmpq
28
          %al
    seta
29
          %rcx, %rdi
    cmpq
30
          %cl
31
    seta
    orl %ecx, %eax
32
    testb %al, %r10b
       . L6
34
    vmovaps .LCO(%rip), %ymm6
35
    xorl %eax, %eax
36
    xorl %ecx, %ecx
    vshufps $0, %xmm0, %xmm0, %xmm7
38
    vinsertf128 $1, %xmm7, %ymm7, %ymm7
39
    .p2align 4,,10
40
    .p2align 3
41
42 . L4:
    vmovups (%rdi, %rax, 2), %xmm4
43
    addl $1, %ecx
44
    vmovups 32(%rdi,%rax,2), %xmm2
45
    vinsertf128 $0x1, 16(%rdi,%rax,2), %ymm4, %ymm4
46
    vinsertf128 $0x1, 48(%rdi, %rax, 2), %ymm2, %ymm2
47
    vshufps $136, %ymm2, %ymm4, %ymm3
    vshufps $221, %ymm2, %ymm4, %ymm2
49
    vperm2f128 $3, %ymm3, %ymm3, %ymm1
50
    vshufps $68, %ymm1, %ymm3, %ymm5
51
    vshufps $238, %ymm1, %ymm3, %ymm1
    vperm2f128 $32, %ymm1, %ymm5, %ymm1
53
    vmulps %ymm6, %ymm1, %ymm3
54
    vperm2f128 $3, %ymm2, %ymm2, %ymm1
55
    vshufps $68, %ymm1, %ymm2, %ymm4
    vshufps $238, %ymm1, %ymm2, %ymm1
57
               $32, %ymm1, %ymm4, %ymm1
    vperm2f128
58
    vdivps %ymm7, %ymm1, %ymm1
    vaddps %ymm1, %ymm3, %ymm1
60
    61
62
    addq $32, %rax
63
64
    cmpl %ecx, %r9d
    jа
       .L4
65
```

```
cmpl %r8d, %edx
     je .L1
  .L3:
68
     leal (%r8,%r8), %ecx
69
     movslq %r8d, %r9
     xorl %eax, %eax
71
     movslq %ecx, %rcx
72
     leaq (%rdi,%rcx,4), %rcx
73
            (%rsi,%r9,4), %rdi
     leaq
     .p2align 4,,10
75
     .p2align 3
76
  .L5:
77
              4(%rcx, %rax, 8), %xmm2
     vmovss
78
             (%rcx,%rax,8), %xmm1
%xmm0, %xmm2, %xmm2
     vmovss
79
     vdivss
80
     vaddss %xmm1, %xmm1, %xmm1
81
     vaddss %xmm2, %xmm1, %xmm1
     vmovss %xmm1, (%rdi,%rax,4)
83
     addq $1, %rax
84
           (%r8,%rax), %esi
     leal
85
     cmpl %esi, %edx
     jg
        . L5
87
88 . L1:
     leave
     .cfi_remember_state
90
     .cfi_def_cfa 7, 8
91
     vzeroupper
92
     ret
93
_{94} . L6:
     .cfi_restore_state
95
     xorl %r8d, %r8d
96
     jmp .L3
     .cfi_endproc
98
99 . LFEO:
     .size warmup, .-warmup
100
     .section .rodata.cst32, "aM", @progbits, 32
102
     .align 32
103 . LCO:
     .long 1073741824
104
     .long 1073741824
     .long 1073741824
106
     .long 1073741824
107
     .long 1073741824
108
     .long 1073741824
109
     .long 1073741824
110
     .long 1073741824
111
             "GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3"
     .ident
112
     .section .note.GNU-stack, "", @progbits
```

We observe that the code contains multiple versions of the basecode. One vectorised version that uses SSE and one non vectorised version that uses non-SSE code. The code tries to select the optimal variant.

1.3 Manual Vectorization

We decided to implement the manual step using AVX registers:

```
#include <immintrin.h>
   void warmup(float *x, float *y, int size, float alpha)
   3 {
                                     #pragma ivdep
   4
                                      int i;
   5
                                      _{m256} = _{mm256\_set\_ps(1.0/alpha, 2.0, 1.0/alpha, 2.0, }
                                                          1.0/alpha, 2.0, 1.0/alpha, 2.0);
                                     #pragma vector aligned
                                     for (i=0; i<size; i+=4)
10
                                                                _{m256} t = _{mm256_load_ps(x+2*i)};
11
                                                               _{\text{mul}} = _{\text{
12
                                                               _{\rm m256} \ r = _{\rm mm256\_permute2f128\_ps(l,l); // swap}
13
                                                                                   lower and higher 128 bits
                                                               _{\rm m256} res = _{\rm mm256\_hadd\_ps(l, r)};
14
                                                              _{m128} s = _{mm256} = _{extractf128} ps (res, 0);
15
                                                              _mm_store_ps(y+i,s); // store it
                                     }
17
18 }
```

1.4 Performance

```
Speedup
   Code
          Flops/Cycle
                                    Compiler Flags
                         Baseline
  base.c
          0.469
                                    -m64 -march=corei7-avx -fno-tree-vectorize -03
  auto.c
          1.909
                         4.07x
                                    -m64 -march=corei7-avx -03
manual.c
          3.18
                         6.78x
                                    -m64 -march=corei7-avx -03
```

Figure 1: Baseline comparison on an Intel Core i5-3570K CPU, Ubuntu 12.04 with gcc 4.6.3. Inputsize: 800

We observe a 6.78x speedup with respect to our the non-vectorized implementation and a 1.67x speedup with respect to our auto vectorized implementation.




Figure 2: Comparsion plot of base.c, auto.c and manual.c using the compiler options described in figure 1 on an Intel Core i5-3570K CPU and Ubuntu 12.04 with gcc 4.6.3.

2 Vectorization

The code of this exercise has been run on an Intel Core i5-3570K CPU and Ubuntu 12.04 with gcc 4.6.3.

Listing 4: Code of base.c

2.1 Baseline

The code of base.c has been compiled with the compiler flags: -m64 -march=corei7-avx -fno -tree-vectorize -03 -S.

2.1.0.2 Assembly code:

```
.file "base.c"
    .text
    .p2align 4,,15
    .globl FIR
    .type FIR, @function
6 FIR:
7 . LFB0:
    .cfi_startproc
    subl $3, %edx
    testl %edx, %edx
10
    jle .L1
11
    xorl %eax, %eax
12
    .p2align 4,,10
13
    .p2align 3
15 . L3:
            (%rsi,%rax,4), %xmm3, %xmm5
    vmulss
16
    vmulss 4(%rsi,%rax,4), %xmm2, %xmm4
17
    vaddss %xmm4, %xmm5, %xmm4
18
            8(%rsi,%rax,4), %xmm1, %xmm5
    vmulss
19
    vaddss %xmm5, %xmm4, %xmm4
20
           12(%rsi,%rax,4), %xmm0, %xmm5
    vmulss
21
    vaddss %xmm5, %xmm4, %xmm4
22
    vmovss %xmm4, (%rdi,%rax,4)
23
    addq $1, %rax
24
    cmpl
          %eax, %edx
25
    jg
       .L3
26
27 .L1:
    rep
28
29
    ret
    .cfi_endproc
31 .LFEO:
    .size FIR, .-FIR
    .ident "GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3"
    .section .note.GNU-stack,"", @progbits
```

Listing 5: Compiler output of base.c using the flags -m64 -march=corei7-avx -fno-tree-vectorize -03 -S

We observe that no vector instructions have been used.

2.2 Autovectorization

The code of auto.c has been compiled with the compiler flags: -m64 -march=corei7-avx -03 -S.

```
.file "auto.c"
.text
.p2align 4,,15
```

```
4 .globl FIR
5 .type FIR, @function
6 FIR:
7 .LFB0:
    .cfi_startproc
    pushq %rbp
    .cfi_def_cfa_offset 16
10
    .cfi_offset 6, -16
11
    subl $3, %edx
12
    movq %rsp, %rbp
13
    .cfi_def_cfa_register 6
14
    andq $-32, %rsp
15
    addq $16, %rsp
16
    testl %edx, %edx
17
    jle .L1
18
    leaq 32(%rdi), %r9
19
    movl %edx, %r8d
    shrl $3, %r8d
21
    leal 0(,%r8,8), %r11d
22
    testl %r11d, %r11d
23
24
    je .L6
    leaq 32(\%rsi), \%rax
25
    cmpl $7, %edx
26
    seta %cl
27
    cmpq %rax, %rdi
28
    seta %r10b
29
    cmpq %r9, %rsi
30
    seta
          %al
31
    orl %eax, %r10d
32
    leaq 36(%rsi), %rax
33
         %r10d, %ecx
    andl
34
    cmpq %rax, %rdi
    leaq
         4(%rsi), %rax
36
    seta %r10b
37
    cmpq %rax, %r9
38
    setb %al
    orl %eax, %r10d
40
    leaq 40(%rsi), %rax
41
    andl %r10d, %ecx
42
    cmpq %rax, %rdi
43
    leaq
         8(%rsi), %rax
44
    seta %r10b
45
    cmpq %rax, %r9
46
          %al
    setb
47
    orl %eax, %r10d
48
    leaq 44(%rsi), %rax
49
         %r10d, %ecx
    andl
50
51
    cmpq %rax, %rdi
    leaq 12(%rsi), %rax
52
```

```
seta
          %r10b
    cmpq %rax, %r9
54
    setb %al
55
    orl %eax, %r10d
56
    testb %r10b, %cl
    jе
       . L6
58
    xorl %eax, %eax
59
           %ecx, %ecx
    xorl
60
    vshufps $0, %xmm3, %xmm9
    vshufps $0, %xmm2, %xmm2, %xmm8
62
    vshufps $0, %xmm1, %xmm1, %xmm7
63
    vshufps $0, %xmm0, %xmm0, %xmm6
64
    vinsertf128 $1, %xmm9, %ymm9, %ymm9
65
    vinsertf128 $1, %xmm8, %ymm8, %ymm8
66
    vinsertf128 $1, %xmm7, %ymm7, %ymm7
67
    vinsertf128 $1, %xmm6, %ymm6, %ymm6
     .p2align 4,,10
     .p2align 3
70
  .L4:
71
    vmovups (%rsi,%rax), %xmm5
72
    addl $1, %ecx
73
    vmovups 4(%rsi,%rax), %xmm4
74
    vinsertf128 $0x1, 16(%rsi,%rax), %ymm5, %ymm5
75
    vmulps %ymm9, %ymm5, %ymm5
76
    vinsertf128 $0x1, 20(%rsi, %rax), %ymm4, %ymm4
77
    vmulps %ymm8, %ymm4, %ymm4
78
    vaddps %ymm4, %ymm5, %ymm4
79
    vmovups 8(%rsi,%rax), %xmm5
80
    vinsertf128 $0x1, 24(%rsi,%rax), %ymm5, %ymm5
81
            %ymm7, %ymm5, %ymm5
    vmulps
82
    vaddps %ymm5, %ymm4, %ymm4
83
    vmovups 12(%rsi,%rax), %xmm5
    vinsertf128 $0x1, 28(%rsi, %rax), %ymm5, %ymm5
85
    vmulps %ymm6, %ymm5, %ymm5
86
    vaddps %ymm5, %ymm4, %ymm4
    vmovups %xmm4, (%rdi,%rax)
    vextractf128  $0x1, %ymm4, 16(%rdi, %rax)
89
    addq $32, %rax
90
    cmpl %ecx, %r8d
91
    ja .L4
    cmpl %r11d, %edx
93
    movl %r11d, %eax
94
    jе
        . L1
95
  .L3:
96
    movslq %eax, %rcx
97
          $2, %rcx
    salq
98
          %rcx, %rsi
99
    addq
100
    addq %rcx, %rdi
    .p2align 4,,10
101
```

```
.p2align 3
102
  .L5:
103
             (%rsi), %xmm3, %xmm5
     vmulss
104
           $1, %eax
     addl
105
             4(%rsi), %xmm2, %xmm4
     vmulss
             %xmm4, %xmm5, %xmm4
     vaddss
107
     vmulss
             8(%rsi), %xmm1, %xmm5
108
     vaddss %xmm5, %xmm4, %xmm4
109
     vmulss
             12(%rsi), %xmm0, %xmm5
     addq $4, %rsi
111
             %xmm5, %xmm4, %xmm4
     vaddss
112
             %xmm4, (%rdi)
     vmovss
113
           $4, %rdi
     addq
114
     cmpl
           %eax, %edx
115
        . L5
116
     jg
  .L1:
117
     leave
     .cfi_remember_state
119
     .cfi_def_cfa 7, 8
120
     vzeroupper
121
    ret
123 . L6:
     .cfi_restore_state
124
    xorl %eax, %eax
125
     jmp .L3
126
     .cfi_endproc
127
128 . LFE0:
     .size FIR, .-FIR
     .ident "GCC: (Ubuntu/Linaro 4.6.3-1ubuntu5) 4.6.3"
                .note.GNU-stack,"", @progbits
     .section
131
```

Listing 6: Compiler output of auto.c using the flags -m64 -march=corei7-avx -03 -S

We note that the compiler made heavy use of AVX instructions. The code also contains a loop version that works with arbitrary input sizes.

2.3 Manual Vectorization

Based on the output of the automatic vectorization we decided to implement a first version using AVX registers:

```
#include <immintrin.h>
#include <stdio.h>
void FIR(float *y, float *x, float h0, float h1, float h2,
    float h3, int size)

int i;

__m256 m0 = _mm256_set_ps(0.0,0.0,0.0,0.0, h0, h1, h2, h3);
   __m256 m1 = _mm256_set_ps(0.0,0.0,0.0, h0, h1, h2, h3,0.0);
   __m256 m2 = _mm256_set_ps(0.0,0.0, h0, h1, h2, h3,0.0);
```

```
_{\text{m}256 m3} = _{\text{m}256} = _{\text{set_ps}(0.0, h0, h1, h2, h3,0.0,0.0,0.0)};
10
       // use 32byte alignment
11
       for (i=0; i < size -3; i+=4)
12
13
            _{m256} 1 = _{mm256_loadu_ps(x+i)};
14
            _{m256} = _{mm256} = _{mu1}ps(1,m0);
15
            _{m256} = _{mm256} = _{mul_ps(1,m1)};
16
            _{m256} = _{mm256} = _{mul_ps(1,m2)};
            _{m256} = _{mm256} = _{mul_ps(1,m3)};
18
19
            // z0 is a0
20
            _{\rm m256} z1 = _{\rm mm256\_hadd\_ps(a1, } _{\rm mm256\_permute2f128\_ps(}
21
                a1 , a1 , 1));
             _{\rm m256} z2 = _{\rm mm256\_hadd\_ps(a2, } _{\rm mm256\_permute2f128\_ps(}
22
                a2 , a2 , 1));
            _{\rm m256} z3 = _{\rm mm256\_hadd\_ps(a3, } _{\rm mm256\_permute2f128\_ps(}
                a3 , a3 , 1));
24
25
            _{m256 p0} = _{mm256\_hadd\_ps(a0, z1)};
26
            _{m256} p1 = _{mm256\_hadd\_ps(z2, z3)};
27
28
            _{m256} res = _{mm256\_hadd\_ps(p0, p1)};
30
            _{m128} s = _{mm256} extractf128 ps (res, 0);
31
            _mm_store_ps(y+i,s); // store it
32
       }
33
34 }
```

Listing 7: First version of the manual vectorization (manual.c).

Since this version of code didn't provide any speedup compared to our non vectorized implementation (see figure 3) we decided to implement a version using SSE instructions:

```
# #include <immintrin.h>
2 #include <stdio.h>
3 void FIR(float *y, float *x, float h0, float h1, float h2,
     float h3, int size)
4 {
      int i;
      _{\rm m128\ m0} = _{\rm mm\_set\_ps(h3,h3,h3,h3)};
      _{\rm m128} m1 = _{\rm mm_set_ps(h2,h2,h2,h2)};
      _{m128 m2} = _{mm_set_ps(h1,h1,h1,h1)};
      _{m128 m3} = _{mm_set_ps(h0,h0,h0,h0)};
      __m128 l, r, a0, a1, a2, a3, b0, b1, b2, b3;
      __m128i il, ir;
11
12
      1 = _{mm}load_ps(x+i);
13
      il = _mm_castps_si128(1);
```

```
for (i=0; i < size - 3; i+=4)
16
           r = _mm_load_ps(x+i+4);
17
           ir = _mm_castps_si128(r);
18
19
           a0 = 1;
20
           a1 = _mm_castsi128_ps(_mm_alignr_epi8(ir,il,4));
21
           a2 = _mm_castsi128_ps(_mm_alignr_epi8(ir,il,8));
22
           a3 = _mm_castsi128_ps(_mm_alignr_epi8(ir,il,12));
           b0 = _mm_mul_ps(a0, m0);
24
           b1 = _mm_mul_ps(a1,m1);
25
           b2 = _mm_mul_ps(a2, m2);
26
           b3 = _mm_mul_ps(a3, m3);
27
28
           _{m128} s1 = _{mm_add_ps(b0,b1)};
29
           _{m128} s2 = _{mm_add_ps(b2,b3)};
           _{m128} s = _{mm_add_ps(s1,s2)};
           _mm_store_ps(y+i,s); // store it
32
33
           1 = r;
34
           il = ir;
35
      }
36
37 }
```

Listing 8: Version of the manual vectorization using SSE instructions (manual3.c).

Using this version we were better than our baseline but still slower than the automatically generated vectorization (see figure 3).

For our final version we decided to replace the _mm_alignr_epi8 expressions with _mm_loadu_ps expressions:

```
1 #include <immintrin.h>
2 #include <stdio.h>
_{\mbox{\tiny 3}} void FIR(float *y, float *x, float h0, float h1, float h2,
     float h3, int size)
4 {
      int i;
5
      _{m128 m0} = _{mm_{set_{ps}(h3,h3,h3,h3)}};
      _{m128 m1} = _{mm_set_ps(h2,h2,h2,h2)};
      _{m128 m2} = _{mm_set_ps(h1,h1,h1,h1)};
      _{m128 m3} = _{mm_set_ps(h0,h0,h0,h0)};
      __m128 l, r, a0, a1, a2, a3, b0, b1, b2, b3;
      __m128i il, ir;
11
12
      for (i=0; i < size -3; i+=4)
13
14
           a0 = _mm_load_ps(x+i);
15
           a1 = _mm_loadu_ps(x+i+1);
16
           a2 = _mm_loadu_ps(x+i+2);
17
           a3 = _mm_loadu_ps(x+i+3);
```

```
b0 = _mm_mul_ps(a0,m0);
           b1 = _mm_mul_ps(a1,m1);
20
           b2 = _mm_mul_ps(a2, m2);
21
           b3 = _mm_mul_ps(a3, m3);
22
23
           _{m128} s1 = _{mm_add_ps(b0,b1)};
24
           _{m128} s2 = _{mm_add_ps(b2,b3)};
25
           _{m128} s = _{mm_add_ps(s1,s2)};
26
           _mm_store_ps(y+i,s); // store it
27
      }
28
29 }
```

Listing 9: Improved code based on manual3.c (manual4.c).

Using this code we were able to improve the our manually tuned code. We were able to achieve a 3.36x speedup compared to our baseline (see figure 3).

2.4 Performance

\mathbf{Code}	${f Flops/Cycle}$	$\mathbf{Speedup}$	Compiler Flags
base.c	1.92	Baseline	-m64 -march=corei7-avx -fno-tree-vectorize -03
auto.c	6.65	3.45x	-m64 -march=corei7-avx -03
manual.c	1.92	1.00x	-m64 -march=corei7-avx -03
manual3.c	6.02	3.13x	-m64 -march=corei7-avx -03
manual4.c	6.45	3.36x	-m64 -march=corei7-avx -03

Figure 3: Baseline comparison on an Intel Core i5-3570K CPU, Ubuntu 12.04 with gcc 4.6.3.

We observe a 3.36x speedup with our manual4.c code (compiled with -m64 -march=corei7-avx -03 using GCC 4.6.3) compared to the non-vectorized baseline base.c (compiled with -m64 -march=corei7-avx -fno-tree-vectorize -03 using GCC 4.6.3). A performance plot has been provided here:




Figure 4: Comparsion plot of base.c, auto.c and manual.c using the compiler options described in figure 3 on an Intel Core i5-3570K CPU and Ubuntu 12.04 with gcc 4.6.3.