Contents

Carfield IP Documentation

Carfield IP Documentation

- axi_dma_config
- axi_llc
- axi_realm
- \bullet can_bus
- $\bullet \ \ carfield_regs$
- cheshire
- clic
- clint
- ethernet
- fp_cluster
- gpio
- gp_timer1_system_timer
- $\bullet \ \ {\rm gp_timer2_advanced_timer}$
- hyperbus
- i2c
- \bullet irq_router
- 12_ecc_config
- mailbox
- plic
- safety_island
- $\bullet \hspace{0.2cm} {\rm serial_link}$
- spim
- tagger
- uart
- unbent
- vga
- $\bullet \ \ {\rm watchdog_timer}$

axi_dma_config

 $idma_desc64_frontend_doc.md$

Summary

1

Name	Offset	Length	Description
idma_desc64.desc_add	dr0x0	8	This register specifies the bus address
idma_desc64.status	0x8	8	at which the first transfer This register contains status information for the DMA.

$desc_addr$

Fields

{"reg": [{"name": "desc_addr", "bits": 64, "attr": ["wo"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
63:0	wo	0xffffffffffff	$\operatorname{desc_addr}$	

status

This register contains status information for the DMA. - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0x3

Fields

{"reg": [{"name": "busy", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "fifo_full", "

Bits	Type Reset Name Description					
63:2 1	ro	0x0	Reserved fifo fulf this bit is set, the buffers of the DMA are full. Any			
			further submissions via the desc_addr register may overwrite previously submitted jobs or get lost.			
0	ro	0x0	busy The DMA is busy			

$idma_reg32_2d_frontend_doc.md$

Summary

Name Offset Le	ngtl	n Description
idma_reg32_2d_frontend.src_@addir	4	Source Address
idma_reg32_2d_frontend.dst_@addr	4	Destination Address
idma_reg32_2d_frontend.num_0by&tes	4	Number of bytes
$idma_reg32_2d_frontend.conf0xc$	4	Configuration Register for DMA
		settings
idma_reg32_2d_frontend.stri@el@src	4	Source Stride
idma_reg32_2d_frontend.stri@el_dist	4	Destination Stride
idma_reg32_2d_frontend.num_drepetiti	ons	Number of 2D repetitions
idma_reg32_2d_frontend.stat@slc	4	DMA Status
idma_reg32_2d_frontend.next0xi20	4	Next ID, launches transfer,
		returns 0 if transfer not set up
		properly.
$idma_reg32_2d_frontend.done0x24$	4	Get ID of finished transactions.

src_addr

Source Address - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	rw	0x0	src_addr	Source Address

dst_addr

Destination Address - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "dst_addr", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x0	dst_addr	Destination Address

num_bytes

Number of bytes - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "num_bytes", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x0	num_bytes	Number of bytes

conf

Configuration Register for DMA settings - Offset: 0xc - Reset default: 0x0 - Reset mask: 0xf

Fields

{"reg": [{"name": "decouple", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "deburst"

Bits	Type	Reset	Name	Description
31:4				Reserved
3	rw	0x0	twod	2D transfer
2	rw	0x0	serialize	Serialize enable
1	rw	0x0	deburst	Deburst enable
0	rw	0x0	decouple	Decouple enable

$stride_src$

Source Stride - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0xffffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	$stride_src$	Source Stride

$stride_dst$

Destination Stride - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	rw	0x0	$stride_dst$	Destination Stride

num_repetitions

Number of 2D repetitions - Offset: 0x18 - Reset default: 0x1 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	rw	0x1	num_repetitions	Number of 2D repetitions

status

DMA Status - Offset: ${\tt Ox1c}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Oxffff}$

{"reg": [{"name": "busy", "bits": 16, "attr": ["ro"], "rotate": 0}, {"bits": 16}], "config"

Bits	Type	Reset	Name	Description
31:16				Reserved
15:0	ro	X	busy	DMA busy

$next_id$

Next ID, launches transfer, returns 0 if transfer not set up properly. - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "next_id", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name Description
31:0	ro	x	next_id Next ID, launches transfer, returns 0 if
			transfer not set up properly.

done

Get ID of finished transactions. - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "done", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1,

Bits	Type	Reset	Name	Description
31:0	ro	X	done	Get ID of finished transactions.

$idma_reg64_2d_frontend_doc.md$

Summary

Name Offset I	Length Description
idma_reg64_2d_frontend.src_@xddr	8 Source Address
idma_reg64_2d_frontend.dst_@xddr	8 Destination Address
idma_reg64_2d_frontend.num_0byHtes	8 Number of bytes
idma_reg64_2d_frontend.conf0x18	8 Configuration Register for DMA settings
idma_reg64_2d_frontend.stat0x20	8 DMA Status
idma_reg64_2d_frontend.next()_xi28	8 Next ID, launches transfer, returns 0 if transfer not set up properly.
idma_reg64_2d_frontend.done0x30	8 Get ID of finished transactions.
idma_reg64_2d_frontend.stri@s38src	8 Source Stride
idma_reg64_2d_frontend.stri@e4@st	8 Destination Stride
$idma_reg64_2d_frontend.num_0ref2eti$	tions Number of 2D repetitions

src_addr

Fields

Bits	Type	Reset	Name	Description
63:0	rw	0x0	${ m src_addr}$	Source Address

dst_addr

Destination Address - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffffffff

${\bf Fields}$

{"reg": [{"name": "dst_addr", "bits": 64, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
63:0	rw	0x0	dst_addr	Destination Address

num_bytes

Fields

{"reg": [{"name": "num_bytes", "bits": 64, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
63:0	rw	0x0	num_bytes	Number of bytes

conf

Configuration Register for DMA settings - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0x7

Fields

{"reg": [{"name": "decouple", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "deburst"

Bits	Type	Reset	Name	Description
63:3				Reserved
2	rw	0x0	serialize	Serialize enable
1	rw	0x0	deburst	Deburst enable
0	rw	0x0	decouple	Decouple enable

status

DMA Status - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "busy", "bits": 1, "attr": ["ro"], "rotate": -90}, {"bits": 63}], "config

Bits	Type	Reset	Name	Description
63:1				Reserved
0	ro	X	busy	DMA busy

$next_id$

Fields

{"reg": [{"name": "next_id", "bits": 64, "attr": ["ro"], "rotate": 0}], "config": {"lanes":

Bits Typ	be reset	Name Description
63:0 ro	X	next_id Next ID, launches transfer, returns 0 if transfer not set up properly.

done

Get ID of finished transactions. - Offset: $\tt 0x30$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffffffffffff$

Fields

{"reg": [{"name": "done", "bits": 64, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1,

Bits	Type	Reset	Name	Description
63:0	ro	X	done	Get ID of finished transactions.

$stride_src$

Bits	Type	Reset	Name	Description
63:0	rw	0x0	$stride_src$	Source Stride

$stride_dst$

Destination Stride - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0xffffffffffff

Fields

Bits	Type	Reset	Name	Description
63:0	rw	0x0	$stride_dst$	Destination Stride

num_repetitions

Fields

Bits	Type	Reset	Name	Description
63:0	rw	0x0	$num_repetitions$	Number of 2D repetitions

$idma_reg64_frontend_doc.md$

Summary

Name Offset	Length	Description
idma_reg64_frontend.src@x@dr	8	Source Address
idma_reg64_frontend.dst0acdr	8	Destination Address
idma_reg64_frontend.num@bx/t0es	8	Number of bytes
$idma_reg64_frontend.conf)x18$	8	Configuration Register for DMA settings
idma_reg64_frontend.status0	8	DMA Status
idma_reg64_frontend.nex@x28	8	Next ID, launches transfer, returns 0 if transfer not set up properly.
$idma_reg64_frontend. \textbf{don} \textbf{@}x30$	8	Get ID of finished transactions.

src_addr

Source Address - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffffffffff

Fields

{"reg": [{"name": "src_addr", "bits": 64, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
63:0	rw	0x0	src_addr	Source Address

dst_addr

Destination Address - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffffffff

Fields

{"reg": [{"name": "dst_addr", "bits": 64, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
63:0	rw	0x0	dst_addr	Destination Address

num_bytes

Bits	Type	Reset	Name	Description
63:0	rw	0x0	num_bytes	Number of bytes

conf

Configuration Register for DMA settings - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0x7

Fields

{"reg": [{"name": "decouple", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "deburst"

Bits	Type	Reset	Name	Description
63:3				Reserved
2	rw	0x0	serialize	Serialize enable
1	rw	0x0	deburst	Deburst enable
0	rw	0x0	decouple	Decouple enable

status

DMA Status - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "busy", "bits": 1, "attr": ["ro"], "rotate": -90}, {"bits": 63}], "config"

Bits	Type	Reset	Name	Description
63:1				Reserved
0	$_{ m ro}$	X	busy	DMA busy

$next_id$

{"reg": [{"name": "next_id", "bits": 64, "attr": ["ro"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name Description
63:0	ro	Х	next_id Next ID, launches transfer, returns 0 if transfer not set up properly.

done

Fields

{"reg": [{"name": "done", "bits": 64, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1,

Bits	Type	Reset	Name	Description
63:0	ro	X	done	Get ID of finished transactions.

axi_llc

${\bf registers.md}$

Summary

Name	Offset	Length	Description
axi_llc.CFG_SPM_LOW	0x0	4	SPM Configuration (lower 32
			bit)
axi_llc.CFG_SPM_HIGH	0x4	4	SPM Configuration (upper 32
			bit)
axi_llc.CFG_FLUSH_LOW	0x8	4	Flush Configuration (lower 32
			bit)
axi_llc.CFG_FLUSH_HIGH	0xc	4	Flush Configuration (upper 32
			bit)
axi llc.COMMIT_CFG	0x10	4	Commit the configuration
axi_llc.FLUSHED_LOW	0x18	4	Flushed Flag (lower 32 bit)
axi_llc.FLUSHED_HIGH	0x1c	4	Flushed Flag (upper 32 bit)

Name	Offset	Length	Description
axi_llc.BIST_OUT_LOW	0x20	4	Tag Storage BIST Result
			(lower 32 bit)
$axi_llc.\mathtt{BIST_OUT_HIGH}$	0x24	4	Tag Storage BIST Result
			(upper 32 bit)
${ m axi_llc.SET_ASSO_LOW}$	0x28	4	Instantiated Set-Associativity
			(lower 32 bit)
$\mathrm{axi_llc}.\mathtt{SET_ASSO_HIGH}$	0x2c	4	Instantiated Set-Associativity
			(upper 32 bit)
$\mathrm{axi_llc}.\mathtt{NUM_LINES_LOW}$	0x30	4	Instantiated Number of
			Cache-Lines (lower 32 bit)
$\mathrm{axi_llc}.\mathtt{NUM_LINES_HIGH}$	0x34	4	Instantiated Number of
			Cache-Lines (upper 32 bit)
$\operatorname{axi_llc}.\mathtt{NUM_BLOCKS_LOW}$	0x38	4	Instantiated Number of
			Blocks (lower 32 bit)
$\mathrm{axi_llc}.\mathtt{NUM_BLOCKS_HIGH}$	0x3c	4	Instantiated Number of
			Blocks (upper 32 bit)
${ m axi_llc.VERSION_LOW}$	0x40	4	AXI LLC Version (lower 32
			bit)
$axi_llc. exttt{VERSION_HIGH}$	0x44	4	AXI LLC Version (upper 32
			bit)
$axi_llc.BIST_STATUS$	0x48	4	Status register of the BIST

CFG_SPM_LOW

SPM Configuration (lower 32 bit) - Offset: $\tt 0x0$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "low", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1, "

Bits	Type	Reset	Name	Description
31:0	rw	0x0	low	lower 32 bit

CFG_SPM_HIGH

SPM Configuration (upper 32 bit) - Offset: $\tt 0x4$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Bits	Type	Reset	Name	Description
31:0	rw	0x0	high	upper 32 bit

CFG_FLUSH_LOW

Flush Configuration (lower 32 bit) - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	rw	0x0	low	lower 32 bit

CFG_FLUSH_HIGH

Flush Configuration (upper 32 bit) - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Oxffffffff}$

Fields

$$\{"reg": [\{"name": "high", "bits": 32, "attr": ["rw"], "rotate": 0\}], "config": \{"lanes": 1, lanes": 1, lanes": 1, lanes": 1, lanes | lanes$$

Bits	Type	Reset	Name	Description
31:0	rw	0x0	high	upper 32 bit

$COMMIT_CFG$

Commit the configuration - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "commit", "bits": 1, "attr": ["rw1s"], "rotate": -90}, {"bits": 31}], "con

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw1s	0x0	commit	commit configuration

FLUSHED_LOW

Flushed Flag (lower 32 bit) - Offset: $\tt 0x18$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "low", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1, "

Bits	Type	Reset	Name	Description
31:0	ro	0x0	low	lower 32 bit

FLUSHED_HIGH

Flushed Flag (upper 32 bit) - Offset: 0x1c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	ro	0x0	high	upper 32 bit

BIST_OUT_LOW

Tag Storage BIST Result (lower 32 bit) - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0xffffffff

Bits	Type	Reset	Name	Description
31:0	ro	0x0	low	lower 32 bit

BIST_OUT_HIGH

Tag Storage BIST Result (upper 32 bit) - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	ro	0x0	high	upper 32 bit

SET_ASSO_LOW

Instantiated Set-Associativity (lower 32 bit) - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "low", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1, "

Bits	Type	Reset	Name	Description
31:0	ro	0x0	low	lower 32 bit

SET_ASSO_HIGH

Instantiated Set-Associativity (upper 32 bit) - Offset: 0x2c - Reset default: 0x0

- Reset mask: 0xfffffff

Bits	Type	Reset	Name	Description
31:0	ro	0x0	high	upper 32 bit

NUM_LINES_LOW

Instantiated Number of Cache-Lines (lower 32 bit) - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	ro	0x0	low	lower 32 bit

NUM_LINES_HIGH

Instantiated Number of Cache-Lines (upper 32 bit) - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

$$\{"reg": [\{"name": "high", "bits": 32, "attr": ["ro"], "rotate": 0\}], "config": \{"lanes": 1, lanes": 1, lanes": 1, lanes": 1, lanes | lanes$$

Bits	Type	Reset	Name	Description
31:0	ro	0x0	high	upper 32 bit

NUM_BLOCKS_LOW

Instantiated Number of Blocks (lower 32 bit) - Offset: 0x38 - Reset default: 0x0

- Reset mask: 0xfffffff

Bits	Type	Reset	Name	Description
31:0	ro	0x0	low	lower 32 bit

NUM_BLOCKS_HIGH

Instantiated Number of Blocks (upper 32 bit) - Offset: 0x3c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	ro	0x0	high	upper 32 bit

VERSION_LOW

AXI LLC Version (lower 32 bit) - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

 ${"reg": [{"name": "low", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1, "lanes": 1, "lanes":$

Bits	Type	Reset	Name	Description
31:0	ro	0x0	low	lower 32 bit

VERSION_HIGH

AXI LLC Version (upper 32 bit) - Offset: 0x44 - Reset default: 0x0 - Reset

 ${\operatorname{mask}}{:}$ Oxfffffff

Bits	Type	Reset	Name	Description
31:0	ro	0x0	high	upper 32 bit

BIST_STATUS

Status register of the BIST - Offset: 0x48 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "done", "bits": 1, "attr": ["ro"], "rotate": -90}, {"bits": 31}], "config"

Bits	Type	Reset	Name	Description
31:1				Reserved
0	ro	0x0	done	BIST successfully completed

axi_realm

${\bf registers.md}$

Summary

Name	Offset	Length	Description
axi_rt.major_version	0x0	4	Value of the
			major_version.
$axi_rt.minor_version$	0x4	4	Value of the
			minor_version.
axi_rt.patch_version	0x8	4	Value of the
			patch_version.
axi rt.rt_enable	0xc	4	Enable RT feature on
			master
axi_rt.rt_bypassed	0x10	4	Is the RT inactive?
axi rt.len_limit_0	0x14	4	Fragmentation of the
_ _			bursts in beats.

Name	Offset	Length	Description
axi_rt.len_limit_1	0x18	4	Fragmentation of the
			bursts in beats.
$axi_rt.imtu_enable$	0x1c	4	Enables the IMTU.
$axi_rt.imtu_abort$	0x20	4	Resets both the period
			and the budget.
$axi_rt.start_addr_sub_low_0$	0x24	4	The lower 32bit of the
			start address.
axi_rt.start_addr_sub_low_1	0x28	4	The lower 32bit of the
			start address.
axi_rt.start_addr_sub_low_2	0x2c	4	The lower 32bit of the
			start address.
axi_rt.start_addr_sub_low_3	0x30	4	The lower 32bit of the
	0.04	4	start address.
axi_rt.start_addr_sub_low_4	0x34	4	The lower 32bit of the
	0.90	4	start address.
axi_rt.start_addr_sub_low_5	0x38	4	The lower 32bit of the
and the stant address to the Co	02-	4	start address.
axi_rt.start_addr_sub_low_6	0x3c	4	The lower 32bit of the start address.
ord of start address had less 7	0 40	4	The lower 32bit of the
axi_rt.start_addr_sub_low_7	0x40	4	start address.
axi_rt.start_addr_sub_low_8	0x44	4	The lower 32bit of the
axi_it.start_addr_sub_low_o	0.44	4	start address.
axi_rt.start_addr_sub_low_9	0x48	4	The lower 32bit of the
axi_10.50a10_add1_5a5_10w_5	OATO	-	start address.
axi_rt.start_addr_sub_low_10	0x4c	4	The lower 32bit of the
	02110	-	start address.
axi_rt.start_addr_sub_low_11	0x50	4	The lower 32bit of the
<u></u>	01100	-	start address.
axi_rt.start_addr_sub_low_12	0x54	4	The lower 32bit of the
			start address.
axi_rt.start_addr_sub_low_13	0x58	4	The lower 32bit of the
			start address.
axi_rt.start_addr_sub_low_14	0x5c	4	The lower 32bit of the
			start address.
axi_rt.start_addr_sub_low_15	0x60	4	The lower 32bit of the
			start address.
axi_rt.start_addr_sub_high_0	0x64	4	The higher 32bit of the
			start address.
axi_rt.start_addr_sub_high_1	0x68	4	The higher 32bit of the
			start address.
$axi_rt.start_addr_sub_high_2$	0x6c	4	The higher 32bit of the
			start address.

Name	Offset	Length	Description
axi_rt.start_addr_sub_high_3	0x70	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_4	0x74	4	The higher 32bit of the
axi_rt.start_addr_sub_high_5	0x78	4	start address. The higher 32bit of the start address.
axi_rt.start_addr_sub_high_6	0x7c	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_7	0x80	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_8	0x84	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_9	0x88	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_10	0x8c	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_11	0x90	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_12	0x94	4	The higher 32bit of the
axi_rt.start_addr_sub_high_13	0x98	4	start address. The higher 32bit of the start address.
axi_rt.start_addr_sub_high_14	0x9c	4	The higher 32bit of the start address.
axi_rt.start_addr_sub_high_15	0xa0	4	The higher 32bit of the start address.
$axi_rt.end_addr_sub_low_0$	0xa4	4	The lower 32bit of the end address.
$axi_rt.end_addr_sub_low_1$	0xa8	4	The lower 32bit of the end address.
$axi_rt.\mathtt{end_addr_sub_low_2}$	0xac	4	The lower 32bit of the end address.
axi_rt.end_addr_sub_low_3	0xb0	4	The lower 32bit of the end address.
$axi_rt.\mathtt{end_addr_sub_low_4}$	0xb4	4	The lower 32bit of the end address.
axi_rt.end_addr_sub_low_5	0xb8	4	The lower 32bit of the
$axi_rt.\mathtt{end_addr_sub_low_6}$	0xbc	4	end address. The lower 32bit of the
axi_rt.end_addr_sub_low_7	0xc0	4	end address. The lower 32bit of the
axi_rt.end_addr_sub_low_8	0xc4	4	end address. The lower 32bit of the end address.

Name	Offset	Length	Description
axi_rt.end_addr_sub_low_9	0xc8	4	The lower 32bit of the
axi_rt.end_addr_sub_low_10	0xcc	4	end address. The lower 32bit of the end address.
axi_rt.end_addr_sub_low_11	0xd0	4	The lower 32bit of the end address.
axi_rt.end_addr_sub_low_12	0xd4	4	The lower 32bit of the end address.
axi_rt.end_addr_sub_low_13	0xd8	4	The lower 32bit of the end address.
axi_rt.end_addr_sub_low_14	0 xdc	4	The lower 32bit of the end address.
axi_rt.end_addr_sub_low_15	0xe0	4	The lower 32bit of the end address.
$axi_rt.end_addr_sub_high_0$	0xe4	4	The higher 32bit of the end address.
$axi_rt.end_addr_sub_high_1$	0xe8	4	The higher 32bit of the end address.
$axi_rt.end_addr_sub_high_2$	0xec	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_3	0xf0	4	The higher 32bit of the end address.
$axi_rt.end_addr_sub_high_4$	0xf4	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_5	0xf8	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_6	0xfc	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_7	0x100	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_8	0x104	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_9	0x108	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_10	0x10c	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_11	0x110	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_12	0x114	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_13	0x118	4	The higher 32bit of the end address.
axi_rt.end_addr_sub_high_14	0x11c	4	The higher 32bit of the end address.

axi_rt.write_budget_0 0x124 4 The higher 32bit of the end address. axi_rt.write_budget_1 0x128 4 The budget for writes. axi_rt.write_budget_1 0x128 4 The budget for writes. axi_rt.write_budget_2 0x12c 4 The budget for writes. axi_rt.write_budget_3 0x130 4 The budget for writes. axi_rt.write_budget_5 0x138 4 The budget for writes. axi_rt.write_budget_7 0x140 4 The budget for writes. axi_rt.write_budget_9 0x148 4 The budget for writes. axi_rt.write_budget_10 0x14c 4 The budget for writes. axi_rt.write_budget_11 0x150 4 The budget for writes. axi_rt.write_budget_13 0x154 4 The budget for writes. axi_rt.write_budget_14 0x150 4 The budget for writes. axi_rt.write_budget_13 0x158 4 The budget for writes. axi_rt.write_budget_14 0x15c 4 The budget for writes. axi_rt.write_budget_15 0x1	Name	Offset	Length	Description
axi_rt.write_budget_1	axi_rt.end_addr_sub_high_15	0x120	4	The higher 32bit of the
axi_rt.write_budget_1 0x128 4 The budget for writes. axi_rt.write_budget_2 0x12c 4 The budget for writes. axi_rt.write_budget_3 0x130 4 The budget for writes. axi_rt.write_budget_5 0x134 4 The budget for writes. axi_rt.write_budget_6 0x13c 4 The budget for writes. axi_rt.write_budget_7 0x140 4 The budget for writes. axi_rt.write_budget_8 0x144 4 The budget for writes. axi_rt.write_budget_10 0x14c 4 The budget for writes. axi_rt.write_budget_11 0x150 4 The budget for writes. axi_rt.write_budget_12 0x154 4 The budget for writes. axi_rt.write_budget_13 0x155 4 The budget for writes. axi_rt.write_budget_14 0x15c 4 The budget for writes. axi_rt.write_budget_15 0x160 4 The budget for writes. axi_rt.read_budget_1 0x164 4 The budget for writes. axi_rt.read_budget_2 0x164 <	_			end address.
axi_rt.write_budget_2	$axi_rt.write_budget_0$	0x124	4	The budget for writes.
axi_rt.write_budget_4	$axi_rt.write_budget_1$	0x128	4	The budget for writes.
axi_rt.write_budget_4 axi_rt.write_budget_5 axi_rt.write_budget_6 axi_rt.write_budget_6 axi_rt.write_budget_7 axi_rt.write_budget_7 axi_rt.write_budget_8 axi_rt.write_budget_8 axi_rt.write_budget_9 axi_rt.write_budget_9 axi_rt.write_budget_10 axi_rt.write_budget_11 axi_rt.write_budget_12 axi_rt.write_budget_12 axi_rt.write_budget_13 axi_rt.write_budget_14 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.write_budget_11 axi_rt.write_budget_11 axi_rt.write_budget_12 axi_rt.write_budget_13 axi_rt.write_budget_14 axi_rt.write_budget_15 axi_rt.read_budget_0 axi_rt.read_budget_1 axi_rt.read_budget_1 axi_rt.read_budget_2 axi_rt.read_budget_2 axi_rt.read_budget_3 axi_rt.read_budget_3 axi_rt.read_budget_4 axi_rt.read_budget_5 axi_rt.read_budget_5 axi_rt.read_budget_6 axi_rt.read_budget_7 axi_rt.read_budget_7 axi_rt.read_budget_7 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_11 a	$axi_rt.write_budget_2$	0x12c	4	The budget for writes.
axi_rt.write_budget_5 axi_rt.write_budget_6 axi_rt.write_budget_7 axi_rt.write_budget_8 axi_rt.write_budget_9 axi_rt.write_budget_10 axi_rt.write_budget_11 axi_rt.write_budget_11 axi_rt.write_budget_12 axi_rt.write_budget_12 axi_rt.write_budget_12 axi_rt.write_budget_13 axi_rt.write_budget_14 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.write_budget_10 axi_rt.write_budget_110 axi_rt.write_budget_111 axi_rt.write_budget_112 axi_rt.write_budget_113 axi_rt.write_budget_114 axi_rt.write_budget_115 axi_rt.read_budget_015 axi_rt.read_budget_016 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_16 axi_rt.read_budget_16 axi_rt.read_budget_16 axi_rt.read_budget_16 axi_rt.read_budget_16 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read_budget_19 axi_rt.read_budget_19 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_	$axi_rt.write_budget_3$	0x130	4	The budget for writes.
axi_rt.write_budget_6 axi_rt.write_budget_7 axi_rt.write_budget_8 axi_rt.write_budget_9 axi_rt.write_budget_10 axi_rt.write_budget_11 axi_rt.write_budget_11 axi_rt.write_budget_12 axi_rt.write_budget_11 axi_rt.write_budget_12 axi_rt.write_budget_12 axi_rt.write_budget_13 axi_rt.write_budget_13 axi_rt.write_budget_14 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.read_budget_1 axi_rt.read_budget_11 axi	$axi_rt.write_budget_4$	0x134	4	The budget for writes.
axi_rt.write_budget_9 axi_rt.write_budget_9 axi_rt.write_budget_10 axi_rt.write_budget_11 axi_rt.write_budget_11 axi_rt.write_budget_11 axi_rt.write_budget_11 axi_rt.write_budget_12 axi_rt.write_budget_13 axi_rt.write_budget_14 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.write_budget_14 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.read_budget_10 axi_rt.read_budget_1 axi_rt.read_budget_1 axi_rt.read_budget_1 axi_rt.read_budget_2 axi_rt.read_budget_3 axi_rt.read_budget_5 axi_rt.read_budget_5 axi_rt.read_budget_5 axi_rt.read_budget_6 axi_rt.read_budget_7 axi_rt.read_budget_7 axi_rt.read_budget_9 axi_rt.read_budget_9 axi_rt.read_budget_9 axi_rt.read_budget_9 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_10 axi_rt.read_budget_10 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_11 ax	$axi_rt.write_budget_5$	0x138	4	The budget for writes.
axi_rt.write_budget_9	$axi_rt.write_budget_6$	0x13c	4	The budget for writes.
axi_rt.write_budget_9 0x148 4 The budget for writes. axi_rt.write_budget_11 0x150 4 The budget for writes. axi_rt.write_budget_12 0x154 4 The budget for writes. axi_rt.write_budget_13 0x158 4 The budget for writes. axi_rt.write_budget_14 0x15c 4 The budget for writes. axi_rt.write_budget_15 0x160 4 The budget for writes. axi_rt.write_budget_15 0x160 4 The budget for writes. axi_rt.read_budget_0 0x164 4 The budget for reads. axi_rt.read_budget_1 0x168 4 The budget for reads. axi_rt.read_budget_2 0x16c 4 The budget for reads. axi_rt.read_budget_2 0x16c 4 The budget for reads. axi_rt.read_budget_3 0x170 4 The budget for reads. axi_rt.read_budget_4 0x174 4 The budget for reads. axi_rt.read_budget_5 0x178 4 The budget for reads. axi_rt.read_budget_6 0x17c 4 The budget for reads. axi_rt.read_budget_7 0x180 4 The budget for reads. axi_rt.read_budget_9 0x188 4 The budget for reads. axi_rt.read_budget_10 0x18c 4 The budget for reads. axi_rt.read_budget_11 0x190 4 The budget for reads. axi_rt.read_budget_12 0x194 4 The budget for reads. axi_rt.read_budget_13 0x198 4 The budget for reads. axi_rt.read_budget_14 0x19c 4 The budget for reads. axi_rt.read_budget_15 0x1a0 4 The budget for reads. axi_rt.read_budget_15 0x1a0 4 The budget for reads. axi_rt.write_period_1 0x1a8 4 The period for writes. axi_rt.write_period_2 0x1ac 4 The period for writes. axi_rt.write_period_3 0x1b0 4 The period for writes. axi_rt.write_period_4 0x1b4 4 The period for writes.	$axi_rt.write_budget_7$	0x140	4	The budget for writes.
axi_rt.write_budget_11	$axi_rt.write_budget_8$	0x144	4	The budget for writes.
axi_rt.write_budget_11	$axi_rt.write_budget_9$	0x148	4	The budget for writes.
axi_rt.write_budget_12 axi_rt.write_budget_13 axi_rt.write_budget_14 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.write_budget_15 axi_rt.read_budget_0 axi_rt.read_budget_1 axi_rt.read_budget_1 axi_rt.read_budget_1 axi_rt.read_budget_1 axi_rt.read_budget_1 axi_rt.read_budget_2 axi_rt.read_budget_2 axi_rt.read_budget_3 axi_rt.read_budget_3 axi_rt.read_budget_5 axi_rt.read_budget_5 axi_rt.read_budget_6 axi_rt.read_budget_7 axi_rt.read_budget_8 axi_rt.read_budget_9 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_19 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read_budget_19 axi_rt.read_budget_10 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read	$axi_rt.write_budget_10$	0x14c	4	The budget for writes.
axi_rt.write_budget_14	$axi_rt.write_budget_11$	0x150	4	The budget for writes.
axi_rt.write_budget_15	$axi_rt.write_budget_12$	0x154	4	The budget for writes.
axi_rt.read_budget_15	$axi_rt.write_budget_13$	0x158	4	The budget for writes.
axi_rt.read_budget_0 axi_rt.read_budget_1 axi_rt.read_budget_2 axi_rt.read_budget_2 axi_rt.read_budget_3 axi_rt.read_budget_3 axi_rt.read_budget_4 axi_rt.read_budget_5 axi_rt.read_budget_5 axi_rt.read_budget_6 axi_rt.read_budget_7 axi_rt.read_budget_8 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read_budget_19 axi_rt.read_budget_10 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_19 axi_rt.read_	${ m axi_rt.write_budget_14}$	0x15c	4	The budget for writes.
axi_rt.read_budget_1	$axi_rt.write_budget_15$	0x160	4	The budget for writes.
axi_rt.read_budget_2	$axi_rt.read_budget_0$	0x164	4	The budget for reads.
axi_rt.read_budget_4	$axi_rt.read_budget_1$	0x168	4	The budget for reads.
axi_rt.read_budget_5 axi_rt.read_budget_6 axi_rt.read_budget_6 axi_rt.read_budget_7 axi_rt.read_budget_7 axi_rt.read_budget_8 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.reid_budget_15 axi_rt.reite_period_0 axi_rt.reite_period_1 axi_rt.reite_period_2 axi_rt.reite_period_3 axi_rt.reite_period_4 axi_rt.reite_period_4 axi_rt.reite_period_14 axi_rt.reite_period_14 axi_rt.reite_period_15 axi_rt.reite_period_24 axi_rt.reite_period_15 axi_rt.reite_period_24 axi_rt.reite_period_15 axi_rt.reite_period_25 axi_rt.reite_period_26 axi_rt.reite_period_27 axi_rt.reite_period_37 axi_rt.reite_period_47 axi_rt.reite_period_57 axi_rt.reite_period_67 axi_rt.reite_period_67 axi_rt.reite_period_7 axi_rt.reite_p	axi_rt.read_budget_2	0x16c	4	The budget for reads.
axi_rt.read_budget_6 axi_rt.read_budget_6 axi_rt.read_budget_7 axi_rt.read_budget_7 axi_rt.read_budget_8 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_15 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read_budget_10 axi_rt	axi_rt.read_budget_3	0x170	4	The budget for reads.
axi_rt.read_budget_6 axi_rt.read_budget_7 axi_rt.read_budget_7 axi_rt.read_budget_8 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.reite_period_0 axi_rt.reite_period_1 axi_rt.reite_period_2 axi_rt.reite_period_3 axi_rt.reite_period_4 Arrow budget for reads. Arrow budget for r	$axi_rt.read_budget_4$	0x174	4	The budget for reads.
axi_rt.read_budget_8 axi_rt.read_budget_9 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_11 axi_rt.read_budget_12 axi_rt.read_budget_12 axi_rt.read_budget_13 axi_rt.read_budget_13 axi_rt.read_budget_14 axi_rt.read_budget_15 axi_rt.read_budget_16 axi_rt.read_budget_17 axi_rt.read_budget_18 axi_rt.read_budget_19 axi_rt.read_budget_19 axi_rt.read_budget_10 axi_rt.read_budget_11 axi_rt.read_budget_111 a	$axi_rt.read_budget_5$	0x178	4	The budget for reads.
axi_rt.read_budget_9	$axi_rt.read_budget_6$	0x17c	4	The budget for reads.
axi_rt.read_budget_9 0x188 4 The budget for reads. axi_rt.read_budget_10 0x18c 4 The budget for reads. axi_rt.read_budget_11 0x190 4 The budget for reads. axi_rt.read_budget_12 0x194 4 The budget for reads. axi_rt.read_budget_13 0x198 4 The budget for reads. axi_rt.read_budget_14 0x19c 4 The budget for reads. axi_rt.read_budget_15 0x1a0 4 The budget for reads. axi_rt.write_period_0 0x1a4 4 The period for writes. axi_rt.write_period_1 0x1a8 4 The period for writes. axi_rt.write_period_2 0x1ac 4 The period for writes. axi_rt.write_period_3 0x1b0 4 The period for writes. axi_rt.write_period_4 0x1b4 4 The period for writes.	$axi_rt.read_budget_7$	0x180	4	The budget for reads.
axi_rt.read_budget_9 0x188 4 The budget for reads. axi_rt.read_budget_10 0x18c 4 The budget for reads. axi_rt.read_budget_11 0x190 4 The budget for reads. axi_rt.read_budget_12 0x194 4 The budget for reads. axi_rt.read_budget_13 0x198 4 The budget for reads. axi_rt.read_budget_14 0x19c 4 The budget for reads. axi_rt.read_budget_15 0x1a0 4 The budget for reads. axi_rt.write_period_0 0x1a4 4 The period for writes. axi_rt.write_period_1 0x1a8 4 The period for writes. axi_rt.write_period_2 0x1ac 4 The period for writes. axi_rt.write_period_3 0x1b0 4 The period for writes. axi_rt.write_period_4 0x1b4 4 The period for writes.		0x184	4	The budget for reads.
axi_rt.read_budget_11 0x190 4 The budget for reads. axi_rt.read_budget_12 0x194 4 The budget for reads. axi_rt.read_budget_13 0x198 4 The budget for reads. axi_rt.read_budget_14 0x19c 4 The budget for reads. axi_rt.read_budget_15 0x1a0 4 The budget for reads. axi_rt.write_period_0 0x1a4 4 The period for writes. axi_rt.write_period_1 0x1a8 4 The period for writes. axi_rt.write_period_2 0x1ac 4 The period for writes. axi_rt.write_period_3 0x1b0 4 The period for writes. axi_rt.write_period_4 0x1b4 4 The period for writes.		0x188	4	The budget for reads.
axi_rt.read_budget_12	axi_rt.read_budget_10	0x18c	4	The budget for reads.
axi_rt.read_budget_12	axi_rt.read_budget_11	0x190	4	The budget for reads.
axi_rt.read_budget_14 0x19c 4 The budget for reads. axi_rt.read_budget_15 0x1a0 4 The budget for reads. axi_rt.write_period_0 0x1a4 4 The period for writes. axi_rt.write_period_1 0x1a8 4 The period for writes. axi_rt.write_period_2 0x1ac 4 The period for writes. axi_rt.write_period_3 0x1b0 4 The period for writes. axi_rt.write_period_4 0x1b4 4 The period for writes.		0x194	4	The budget for reads.
axi_rt.read_budget_15	$axi_rt.read_budget_13$	0x198	4	The budget for reads.
axi_rt.write_period_00x1a44The period for writes.axi_rt.write_period_10x1a84The period for writes.axi_rt.write_period_20x1ac4The period for writes.axi_rt.write_period_30x1b04The period for writes.axi_rt.write_period_40x1b44The period for writes.	axi_rt.read_budget_14	0x19c	4	The budget for reads.
axi_rt.write_period_10x1a84The period for writes.axi_rt.write_period_20x1ac4The period for writes.axi_rt.write_period_30x1b04The period for writes.axi_rt.write_period_40x1b44The period for writes.	axi_rt.read_budget_15	0x1a0	4	The budget for reads.
axi_rt.write_period_20x1ac4The period for writes.axi_rt.write_period_30x1b04The period for writes.axi_rt.write_period_40x1b44The period for writes.		0x1a4	4	
axi_rt.write_period_20x1ac4The period for writes.axi_rt.write_period_30x1b04The period for writes.axi_rt.write_period_40x1b44The period for writes.	axi_rt.write_period_1	0x1a8	4	The period for writes.
axi_rt.write_period_30x1b04The period for writes.axi_rt.write_period_40x1b44The period for writes.		0x1ac	4	The period for writes.
· ·		0x1b0	4	The period for writes.
axi rt.write period 5 0x1b8 4 The period for writes.	$axi_rt.write_period_4$	0x1b4	4	The period for writes.
	axi_rt.write_period_5	0x1b8	4	The period for writes.
axi_rt.write_period_6 0x1bc 4 The period for writes.		0x1bc	4	_
axi_rt.write_period_7 0x1c0 4 The period for writes.		0x1c0	4	_
axi_rt.write_period_8 0x1c4 4 The period for writes.	- -	0x1c4	4	_
axi_rt.write_period_9 0x1c8 4 The period for writes.		0x1c8	4	The period for writes.

Name	Offset	Length	Description
axi_rt.write_period_10	0x1cc	4	The period for writes.
axi_rt.write_period_11	0x1d0	4	The period for writes.
axi_rt.write_period_12	0x1d4	4	The period for writes.
axi_rt.write_period_13	0x1d8	4	The period for writes.
axi_rt.write_period_14	0x1dc	4	The period for writes.
axi_rt.write_period_15	0x1e0	4	The period for writes.
axi_rt.read_period_0	0x1e4	4	The period for reads.
axi_rt.read_period_1	0x1e8	4	The period for reads.
axi_rt.read_period_2	0x1ec	4	The period for reads.
axi_rt.read_period_3	0x1f0	4	The period for reads.
axi_rt.read_period_4	0x1f4	4	The period for reads.
axi_rt.read_period_5	0x1f8	4	The period for reads.
axi_rt.read_period_6	0x1fc	4	The period for reads.
axi_rt.read_period_7	0x200	4	The period for reads.
axi_rt.read_period_8	0x204	4	The period for reads.
axi_rt.read_period_9	0x208	4	The period for reads.
axi_rt.read_period_10	0x20c	4	The period for reads.
axi_rt.read_period_11	0x210	4	The period for reads.
axi_rt.read_period_12	0x214	4	The period for reads.
axi_rt.read_period_13	0x218	4	The period for reads.
axi_rt.read_period_14	0x21c	4	The period for reads.
axi_rt.read_period_15	0x220	4	The period for reads.
axi_rt.write_budget_left_0	0x224	4	The budget left for
			writes.
$axi_rt.write_budget_left_1$	0x228	4	The budget left for
			writes.
$axi_rt.write_budget_left_2$	0x22c	4	The budget left for
			writes.
$axi_rt.write_budget_left_3$	0x230	4	The budget left for
			writes.
$axi_rt.write_budget_left_4$	0x234	4	The budget left for
			writes.
$axi_rt.write_budget_left_5$	0x238	4	The budget left for
			writes.
$axi_rt.write_budget_left_6$	0x23c	4	The budget left for
			writes.
$axi_rt.write_budget_left_7$	0x240	4	The budget left for
			writes.
$axi_rt.write_budget_left_8$	0x244	4	The budget left for
			writes.
$axi_rt.write_budget_left_9$	0x248	4	The budget left for
			writes.
$axi_rt.write_budget_left_10$	0x24c	4	The budget left for
			writes.

Name	Offset	Length	Description
axi_rt.write_budget_left_11	0x250	4	The budget left for
			writes.
$axi_rt.write_budget_left_12$	0x254	4	The budget left for
			writes.
$axi_rt.write_budget_left_13$	0x258	4	The budget left for
_			writes.
$axi_rt.write_budget_left_14$	0x25c	4	The budget left for
			writes.
$axi_rt.write_budget_left_15$	0x260	4	The budget left for
			writes.
$axi_rt.read_budget_left_0$	0x264	4	The budget left for reads.
$axi_rt.read_budget_left_1$	0x268	4	The budget left for reads.
$axi_rt.read_budget_left_2$	0x26c	4	The budget left for reads.
$axi_rt.read_budget_left_3$	0x270	4	The budget left for reads.
$axi_rt.read_budget_left_4$	0x274	4	The budget left for reads.
$axi_rt.read_budget_left_5$	0x278	4	The budget left for reads.
$axi_rt.read_budget_left_6$	0x27c	4	The budget left for reads.
$axi_rt.read_budget_left_7$	0x280	4	The budget left for reads.
$axi_rt.read_budget_left_8$	0x284	4	The budget left for reads.
$axi_rt.read_budget_left_9$	0x288	4	The budget left for reads.
axi_rt.read_budget_left_10	0x28c	4	The budget left for reads.
$axi_rt.read_budget_left_11$	0x290	4	The budget left for reads.
$axi_rt.read_budget_left_12$	0x294	4	The budget left for reads.
$axi_rt.read_budget_left_13$	0x298	4	The budget left for reads.
$axi_rt.read_budget_left_14$	0x29c	4	The budget left for reads.
$axi_rt.read_budget_left_15$	0x2a0	4	The budget left for reads.
axi_rt.write_period_left_0	0x2a4	4	The period left for writes.
$axi_rt.write_period_left_1$	0x2a8	4	The period left for writes.
axi_rt.write_period_left_2	0x2ac	4	The period left for writes.
axi_rt.write_period_left_3	0x2b0	4	The period left for writes.
axi_rt.write_period_left_4	0x2b4	4	The period left for writes.
$axi_rt.write_period_left_5$	0x2b8	4	The period left for writes.
axi_rt.write_period_left_6	0x2bc	4	The period left for writes.
axi_rt.write_period_left_7	0x2c0	4	The period left for writes.
axi_rt.write_period_left_8	0x2c4	4	The period left for writes.
axi_rt.write_period_left_9	0x2c8	4	The period left for writes.
axi_rt.write_period_left_10	0x2cc	4	The period left for writes.
axi_rt.write_period_left_11	0x2d0	4	The period left for writes.
axi_rt.write_period_left_12	0x2d4	4	The period left for writes.
axi_rt.write_period_left_13	0x2d8	4	The period left for writes.
axi_rt.write_period_left_14	0x2dc	4	The period left for writes.
axi_rt.write_period_left_15	0x2e0	4	The period left for writes.
axi_rt.read_period_left_0	0x2e4	4	The period left for reads.
$axi_rt.read_period_left_1$	0x2e8	4	The period left for reads.

Name	Offset	Length	Description
axi_rt.read_period_left_2	0x2ec	4	The period left for reads.
axi_rt.read_period_left_3	0x2f0	4	The period left for reads.
axi_rt.read_period_left_4	0x2f4	4	The period left for reads.
axi_rt.read_period_left_5	0x2f8	4	The period left for reads.
axi_rt.read_period_left_6	0x2fc	4	The period left for reads.
axi_rt.read_period_left_7	0x300	4	The period left for reads.
axi_rt.read_period_left_8	0x304	4	The period left for reads.
axi_rt.read_period_left_9	0x308	4	The period left for reads.
axi_rt.read_period_left_10	0x30c	4	The period left for reads.
axi_rt.read_period_left_11	0x310	4	The period left for reads.
axi_rt.read_period_left_12	0x314	4	The period left for reads.
axi_rt.read_period_left_13	0x318	4	The period left for reads.
axi_rt.read_period_left_14	0x31c	4	The period left for reads.
axi_rt.read_period_left_15	0x320	4	The period left for reads.
axi_rt.isolate	0x324	4	Is the interface requested
			to be isolated?
$axi_rt.isolated$	0x328	4	Is the interface isolated?
axi_rt.num_managers	0x32c	4	Value of the
			num_managers
			parameter.
axi_rt.addr_width	0x330	4	Value of the addr_width
			parameter.
$axi_rt.data_width$	0x334	4	Value of the data_width
			parameter.
axi_rt.id_width	0x338	4	Value of the id_width
			parameter.
axi_rt.user_width	0x33c	4	Value of the user_width
			parameter.
axi_rt.num_pending	0x340	4	Value of the
			num_pending parameter.
axi_rt.w_buffer_depth	0x344	4	Value of the
			w_buffer_depth
			parameter.
$axi_rt.num_addr_regions$	0x348	4	Value of the
			num_addr_regions
			parameter.
$axi_rt.period_width$	0x34c	4	Value of the
			$period_width\ parameter.$
$axi_rt.budget_width$	0x350	4	Value of the
			$budget_width$
			parameter.

 $axi_rt.\mathtt{max_num_managers}$

0x354

4 Value of the max_num_managers parameter.

$major_version$

Value of the major_version. - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "major_version", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"la

Bits	Type	Reset	Name	Description
31:0	ro	0x0	major_version	Value of the major_version.

minor_version

Value of the minor_version. - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "minor_version", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"la

Bits	Type	Reset	Name	Description
31:0	ro	0x0	$minor_version$	Value of the minor_version.

patch_version

Value of the patch_version. - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "patch_version", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"la

Bits	Type	Reset	Name	Description
31:0	ro	0x0	patch_version	Value of the patch_version.

rt_enable

Enable RT feature on master - Offset: 0xc - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "enable_0", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "enable_1"

Bits	Type	Reset	Name	Description
31:8				Reserved
7	wo	0x0	${\rm enable}_7$	Enable RT feature on master
6	wo	0x0	${\rm enable_6}$	Enable RT feature on master
5	wo	0x0	$enable_5$	Enable RT feature on master
4	wo	0x0	$enable_4$	Enable RT feature on master
3	wo	0x0	$enable_3$	Enable RT feature on master
2	wo	0x0	$enable_2$	Enable RT feature on master
1	wo	0x0	$enable_1$	Enable RT feature on master
0	WO	0x0	${\rm enable}_0$	Enable RT feature on master

$rt_bypassed$

Is the RT inactive? - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "bypassed_0", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "bypassed_0", "bits": 1, "attr": ["ro"], "bits": ["ro"],

Bits	Type	Reset	Name	Description
31:8				Reserved

Bits	Type	Reset	Name	Description
7	ro	х	bypassed_7	Is the RT inactive?
6	ro	X	$bypassed_6$	Is the RT inactive?
5	ro	X	$bypassed_5$	Is the RT inactive?
4	ro	X	$bypassed_4$	Is the RT inactive?
3	ro	X	$bypassed_3$	Is the RT inactive?
2	ro	X	$bypassed_2$	Is the RT inactive?
1	ro	X	$bypassed_1$	Is the RT inactive?
0	ro	X	$by passed_0$	Is the RT inactive?

len_limit_0

Fragmentation of the bursts in beats. - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "len_0", "bits": 8, "attr": ["wo"], "rotate": 0}, {"name": "len_1", "bits"

Bits	Type	Reset	Name	Description
31:24	wo	0x0	len_3	Fragmentation of the bursts in beats.
23:16	WO	0x0	len_2	Fragmentation of the bursts in beats.
15:8	wo	0x0	len_1	Fragmentation of the bursts in beats.
7:0	wo	0x0	len_0	Fragmentation of the bursts in beats.

len_limit_1

Fragmentation of the bursts in beats. - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "len_4", "bits": 8, "attr": ["wo"], "rotate": 0}, {"name": "len_5", "bits"

Bits	Type	Reset	Name	Description
31:24	wo	0x0	len_7	For len_limit1
23:16	wo	0x0	len_6	For len_limit1
15:8	wo	0x0	len_5	For len_limit1
7:0	wo	0x0	len_4	For len_limit1

$imtu_enable$

Enables the IMTU. - Offset: Ox1c - Reset default: Ox0 - Reset mask: Oxff

Fields

6 wo 0x0 enable_6 Enables the IMTU. 5 wo 0x0 enable_5 Enables the IMTU. 4 wo 0x0 enable_4 Enables the IMTU. 3 wo 0x0 enable_3 Enables the IMTU. 2 wo 0x0 enable_2 Enables the IMTU. 1 wo 0x0 enable_1 Enables the IMTU.					
7 wo 0x0 enable_7 Enables the IMTU. 6 wo 0x0 enable_6 Enables the IMTU. 5 wo 0x0 enable_5 Enables the IMTU. 4 wo 0x0 enable_4 Enables the IMTU. 3 wo 0x0 enable_3 Enables the IMTU. 2 wo 0x0 enable_2 Enables the IMTU. 1 wo 0x0 enable_1 Enables the IMTU.	Bits	Type	Reset	Name	Description
6 wo 0x0 enable_6 Enables the IMTU. 5 wo 0x0 enable_5 Enables the IMTU. 4 wo 0x0 enable_4 Enables the IMTU. 3 wo 0x0 enable_3 Enables the IMTU. 2 wo 0x0 enable_2 Enables the IMTU. 1 wo 0x0 enable_1 Enables the IMTU.	31:8				Reserved
5 wo 0x0 enable_5 Enables the IMTU. 4 wo 0x0 enable_4 Enables the IMTU. 3 wo 0x0 enable_3 Enables the IMTU. 2 wo 0x0 enable_2 Enables the IMTU. 1 wo 0x0 enable_1 Enables the IMTU.	7	wo	0x0	${\rm enable}_7$	Enables the IMTU.
4 wo 0x0 enable_4 Enables the IMTU. 3 wo 0x0 enable_3 Enables the IMTU. 2 wo 0x0 enable_2 Enables the IMTU. 1 wo 0x0 enable_1 Enables the IMTU.	6	wo	0x0	${\rm enable_6}$	Enables the IMTU.
3 wo 0x0 enable_3 Enables the IMTU. 2 wo 0x0 enable_2 Enables the IMTU. 1 wo 0x0 enable_1 Enables the IMTU.	5	wo	0x0	$enable_5$	Enables the IMTU.
2 wo 0x0 enable_2 Enables the IMTU. 1 wo 0x0 enable_1 Enables the IMTU.	4	wo	0x0	${\rm enable}_4$	Enables the IMTU.
1 wo 0x0 enable_1 Enables the IMTU.	3	wo	0x0	$enable_3$	Enables the IMTU.
	2	wo	0x0	${\rm enable}_2$	Enables the IMTU.
0 wo 0x0 enable_0 Enables the IMTU.	1	wo	0x0	$enable_1$	Enables the IMTU.
	0	wo	0x0	${\rm enable}_0$	Enables the IMTU.

$imtu_abort$

Resets both the period and the budget. - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "abort_0", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "abort_1",

Bits	Type	Reset	Name	Description
31:8 7	WO	0x0	abort_7	Reserved Resets both the period and the budget.

Bits	Type	Reset	Name	Description
6	wo	0x0	abort_6	Resets both the period and the budget.
5	WO	0x0	abort_5	Resets both the period and the budget.
4	wo	0x0	abort_4	Resets both the period and the budget.
3	wo	0x0	abort_3	Resets both the period and the budget.
2	wo	0x0	$abort_2$	Resets both the period and the budget.
1	wo	0x0	abort_1	Resets both the period and the budget.
0	wo	0x0	abort_0	Resets both the period and the budget.

$start_addr_sub_low$

The lower 32bit of the start address. - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Instances

Name	Offset
start_addr_sub_low_0	0x24
$start_addr_sub_low_1$	0x28
$start_addr_sub_low_2$	0x2c
$start_addr_sub_low_3$	0x30
$start_addr_sub_low_4$	0x34
$start_addr_sub_low_5$	0x38
$start_addr_sub_low_6$	0x3c
$start_addr_sub_low_7$	0x40
$start_addr_sub_low_8$	0x44
$start_addr_sub_low_9$	0x48
$start_addr_sub_low_10$	0x4c
$start_addr_sub_low_11$	0x50
$start_addr_sub_low_12$	0x54
$start_addr_sub_low_13$	0x58
$start_addr_sub_low_14$	0x5c
start_addr_sub_low_15	0x60

${\bf Fields}$

{"reg": [{"name": "write_budget", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"landarian transfer of the config of the

Bits	Type	Reset	Name	Description
31:0	wo	0x0	write_budget	The lower 32bit of the start address.

$start_addr_sub_high$

The higher 32bit of the start address. - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Instances

Name	Offset
start_addr_sub_high_0	0x64
start_addr_sub_high_1	0x68
start_addr_sub_high_2	0x6c
start_addr_sub_high_3	0x70
start_addr_sub_high_4	0x74
start_addr_sub_high_5	0x78
start_addr_sub_high_6	0x7c
start_addr_sub_high_7	0x80
start_addr_sub_high_8	0x84
start_addr_sub_high_9	0x88
start_addr_sub_high_10	0x8c
start_addr_sub_high_11	0x90
start_addr_sub_high_12	0x94
start_addr_sub_high_13	0x98
start_addr_sub_high_14	0x9c
start_addr_sub_high_15	0xa0

Fields

```
{"reg": [{"name": "write_budget", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"landarian transfer of the config of the
```

Bits	Type	Reset	Name	Description
31:0	wo	0x0	write_budget	The higher 32bit of the start address.

$end_addr_sub_low$

The lower 32bit of the end address. - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
end_addr_sub_low_0	0xa4
$end_addr_sub_low_1$	0xa8
$end_addr_sub_low_2$	0xac
$end_addr_sub_low_3$	0xb0
$end_addr_sub_low_4$	0xb4
$end_addr_sub_low_5$	0xb8
$end_addr_sub_low_6$	$0 \mathrm{xbc}$
$end_addr_sub_low_7$	0xc0
$end_addr_sub_low_8$	0xc4
$end_addr_sub_low_9$	0xc8
$end_addr_sub_low_10$	0xcc
$end_addr_sub_low_11$	0xd0
$end_addr_sub_low_12$	0xd4
$end_addr_sub_low_13$	0xd8
$end_addr_sub_low_14$	0xdc
end_addr_sub_low_15	0xe0

Fields

{"reg": [{"name": "write_budget", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"landarian transfer of the config of the

Bits	Type	Reset	Name	Description
31:0	wo	0x0	write_budget	The lower 32bit of the end address.

$end_addr_sub_high$

The higher 32bit of the end address. - Reset default: 0x0 - Reset mask: 0xffffffff

Instances

	0.00
Name	Offset
$end_addr_sub_high_0$	0xe4
end_addr_sub_high_1	0xe8
$end_addr_sub_high_2$	0 xec
end_addr_sub_high_3	0xf0
end_addr_sub_high_4	0xf4
end_addr_sub_high_5	0xf8
end_addr_sub_high_6	0xfc
end_addr_sub_high_7	0x100
end_addr_sub_high_8	0x104
end_addr_sub_high_9	0x108
end_addr_sub_high_10	0x10c
end_addr_sub_high_11	0x110
end_addr_sub_high_12	0x114
end_addr_sub_high_13	0x118
end_addr_sub_high_14	0x11c
end_addr_sub_high_15	0x120

Fields

{"reg": [{"name": "write_budget", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"landarian transfer of the config of the

Bits	Type	Reset	Name	Description
31:0	wo	0x0	write_budget	The higher 32bit of the end address.

write_budget

The budget for writes. - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
$write_budget_0$	0x124
$write_budget_1$	0x128
$write_budget_2$	0x12c
$write_budget_3$	0x130
$write_budget_4$	0x134
$write_budget_5$	0x138
$write_budget_6$	0x13c
write_budget_7	0x140
$write_budget_8$	0x144
$write_budget_9$	0x148
write_budget_10	0x14c
write_budget_11	0x150
$write_budget_12$	0x154
write_budget_13	0x158
$write_budget_14$	0x15c
write_budget_15	0x160

${\bf Fields}$

{"reg": [{"name": "write_budget", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"landarian transfer of the configuration of the

Bits	Type	Reset	Name	Description
31:0	wo	0x0	$write_budget$	The budget for writes.

${\bf read_budget}$

The budget for reads. - Reset default: $0 \tt x0$ - Reset mask: $0 \tt xffffffff$

Instances

Name	Offset
read_budget_0	0x164
${\rm read_budget_1}$	0x168
${\rm read_budget_2}$	0x16c
${\rm read_budget_3}$	0x170
${\rm read_budget_4}$	0x174
${\rm read_budget_5}$	0x178
${\rm read_budget_6}$	0x17c

Name	Offset
read_budget_7	0x180
$read_budget_8$	0x184
read_budget_9	0x188
$read_budget_10$	0x18c
${\rm read_budget_11}$	0x190
${\rm read_budget_12}$	0x194
$read_budget_13$	0x198
$read_budget_14$	0x19c
${\rm read_budget_15}$	0x1a0

{"reg": [{"name": "read_budget", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"land

Bits	Type	Reset	Name	Description
31:0	wo	0x0	read_budget	The budget for reads.

write_period

The period for writes. - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
write_period_0	0x1a4
$write_period_1$	0x1a8
$write_period_2$	0x1ac
write_period_3	0x1b0
write_period_4	0x1b4
write_period_5	0x1b8
write_period_6	0x1bc
write_period_7	0x1c0
write_period_8	0x1c4
write_period_9	0x1c8
write_period_10	0x1cc
write_period_11	0x1d0
write_period_12	0x1d4
write_period_13	0x1d8

Name	Offset
write_period_ write_period_	

{"reg": [{"name": "write_period", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"landarian transfer of the configuration of the

Bits	Type	Reset	Name	Description
31:0	wo	0x0	write_period	The period for writes.

$read_period$

The period for reads. - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
read_period_0	0x1e4
$read_period_1$	0x1e8
$read_period_2$	0x1ec
$read_period_3$	0x1f0
$read_period_4$	0x1f4
$read_period_5$	0x1f8
$read_period_6$	0x1fc
$read_period_7$	0x200
read_period_8	0x204
read_period_9	0x208
$read_period_10$	0x20c
read_period_11	0x210
$read_period_12$	0x214
read_period_13	0x218
read_period_14	0x21c
${\rm read_period_15}$	0x220

Fields

{"reg": [{"name": "read_period", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"lane": "reg": [{"name": "read_period", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"lane": "reg": [{"name": "read_period", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"lane": "reg": ["wo"], "rotate": 0}], "config": {"lane": "reg": ["wo"], "rotate": 0}], "config": {"lane": "reg": ["wo"], "rotate": 0}], "config": {"lane": ["wo"], "rotate": 0}], "config": {"lane": ["wo"], "rotate": 0}], "config": ["wo"], "rotate": 0}]

Bits	Type	Reset	Name	Description
31:0	wo	0x0	${\rm read_period}$	The period for reads.

$write_budget_left$

The budget left for writes. - Reset default: 0x0 - Reset mask: 0xffffffff

Instances

Name	Offset
write_budget_left_0	0x224
write_budget_left_1	0x228
$write_budget_left_2$	0x22c
write_budget_left_3	0x230
write_budget_left_4	0x234
write_budget_left_5	0x238
write_budget_left_6	0x23c
write_budget_left_7	0x240
write_budget_left_8	0x244
write_budget_left_9	0x248
write_budget_left_10	0x24c
write_budget_left_11	0x250
write_budget_left_12	0x254
write_budget_left_13	0x258
write_budget_left_14	0x25c
write_budget_left_15	0x260

Fields

{"reg": [{"name": "write_budget_left", "bits": 32, "attr": ["ro"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	ro	0x0	$write_budget_left$	The budget left for writes.

read_budget_left

The budget left for reads. - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
read_budget_left_0	0x264
$read_budget_left_1$	0x268
$read_budget_left_2$	0x26c
read_budget_left_3	0x270
read_budget_left_4	0x274
read_budget_left_5	0x278
read_budget_left_6	0x27c
read_budget_left_7	0x280
read_budget_left_8	0x284
read_budget_left_9	0x288
read_budget_left_10	0x28c
read_budget_left_11	0x290
read_budget_left_12	0x294
read_budget_left_13	0x298
read_budget_left_14	0x29c
$read_budget_left_15$	0x2a0

${\bf Fields}$

{"reg": [{"name": "read_budget_left", "bits": 32, "attr": ["ro"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	ro	0x0	${\rm read_budget_left}$	The budget left for reads.

$write_period_left$

The period left for writes. - Reset default: ${\tt OxO}$ - Reset mask: ${\tt Oxffffffff}$

Instances

Name	Offset
write_period_left_0	0x2a4
write_period_left_1	0x2a8
write_period_left_2	0x2ac
write_period_left_3	0x2b0
write period left 4	0x2b4

Name	Offset
write_period_left_5	0x2b8
write_period_left_6	0x2bc
$write_period_left_7$	0x2c0
$write_period_left_8$	0x2c4
$write_period_left_9$	0x2c8
write_period_left_10	0x2cc
write_period_left_11	0x2d0
$write_period_left_12$	0x2d4
write_period_left_13	0x2d8
write_period_left_14	0x2dc
write_period_left_15	0x2e0

{"reg": [{"name": "write_period_left", "bits": 32, "attr": ["ro"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	ro	0x0	$write_period_left$	The period left for writes.

$read_period_left$

The period left for reads. - Reset default: 0x0 - Reset mask: 0xffffffff

Instances

Name	Offset
read_period_left_0	0x2e4
read_period_left_1	0x2e8
$read_period_left_2$	0x2ec
read_period_left_3	0x2f0
read_period_left_4	0x2f4
read_period_left_5	0x2f8
read_period_left_6	0x2fc
read_period_left_7	0x300
read_period_left_8	0x304
read_period_left_9	0x308
read_period_left_10	0x30c
read_period_left_11	0x310

Name	Offset
read_period_left_12	0x314
read_period_left_13	0x318
$read_period_left_14$	0x31c
read_period_left_15	0x320

{"reg": [{"name": "read_period_left", "bits": 32, "attr": ["ro"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	ro	0x0	${\rm read_period_left}$	The period left for reads.

isolate

Is the interface requested to be isolated? - Offset: 0x324 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "isolate_0", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "isolate_0", "bits": 1, "attr": ["ro"], "bits": ["ro

Bits	Type	Reset	Name	Description
31:8				Reserved
7	ro	X	isolate_7	Is the interface requested to be isolated?
6	ro	X	isolate_6	Is the interface requested to be isolated?
5	ro	X	$isolate_5$	Is the interface requested to be isolated?
4	ro	X	$isolate_4$	Is the interface requested to be isolated?
3	ro	X	$isolate_3$	Is the interface requested to be isolated?
2	ro	X	$isolate_2$	Is the interface requested to be isolated?
1	ro	X	$isolate_1$	Is the interface requested to be isolated?

Bits	Type	Reset	Name	Description
0	ro	х	isolate_0	Is the interface requested to be isolated?

isolated

Is the interface isolated? - Offset: 0x328 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "isolated_0", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "isolated_0", "bits": 1, "attr": ["ro"], "bits": ["ro"]

Bits	Type	Reset	Name	Description
31:8				Reserved
7	ro	X	$isolated_7$	Is the interface isolated?
6	ro	X	$isolated_6$	Is the interface isolated?
5	ro	X	$isolated_5$	Is the interface isolated?
4	$_{ m ro}$	X	$isolated_4$	Is the interface isolated?
3	$_{ m ro}$	X	$isolated_3$	Is the interface isolated?
2	ro	X	$isolated_2$	Is the interface isolated?
1	ro	X	$isolated_1$	Is the interface isolated?
0	ro	X	$isolated_0$	Is the interface isolated?

$num_managers$

Value of the num_managers parameter. - Offset: 0x32c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "num_managers", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"landary to the config of the config of

Bits	Type	Reset	Name	Description
31:0	ro	X	num_mar	nagersValue of the num_managers
				parameter.

addr_width

Value of the addr_width parameter. - Offset: 0x330 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "addr_width", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes

Bits	Type	Reset	Name	Description
31:0	ro	X	addr_width	Value of the addr_width parameter.

$data_width$

Value of the data_width parameter. - Offset: 0x334 - Reset default: 0x0 -

Reset mask: Oxfffffff

Fields

{"reg": [{"name": "data_width", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes

Bits	Type	Reset	Name	Description
31:0	ro	X	data_width	Value of the data_width
				parameter.

id_width

Value of the id_width parameter. - Offset: 0x338 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "id_width", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	X	id_width	Value of the id_width parameter.

$user_width$

Value of the user_width parameter. - Offset: 0x33c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "user_width", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes

Bits	Type	Reset	Name	Description
31:0	ro	X	user_width	Value of the user_width parameter.

num_pending

Value of the num_pending parameter. - Offset: 0x340 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "num_pending", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane": "num_pending", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane": "num_pending", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane": "num_pending", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane": "num_pending", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane": "num_pending", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane": "num_pending", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane": "num_pending": "lane": "num_pending": "lane": "num_pending": "lane": "lan

Bits	Type	Reset	Name	Description	
31:0	ro	X	num_pending Value of the num_pending		
			parameter.		

w_buffer_depth

Value of the w_buffer_depth parameter. - Offset: 0x344 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "w_buffer_depth", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"I

Bits	Type	Reset	Name	Description		
31:0	ro	X	w_buffer	_depthValue of the w_buffer_depth		
			parameter.			

num_addr_regions

Value of the num_addr_regions parameter. - Offset: 0x348 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "num_addr_regions", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": -

Bits	Type	Reset	Name	Description	
31:0	ro	X	num_add	r_regio Walue of the num_addr_regions	
			parameter.		

$period_width$

Value of the period_width parameter. - Offset: 0x34c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "period_width", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"land the config of the co

Bits	Type	Reset	Name	Description
31:0	ro	X	period_width	Value of the period_width
				parameter.

budget_width

Value of the budget_width parameter. - Offset: 0x350 - Reset default: 0x0 -

 ${\rm Reset\ mask:\ \tt Oxfffffff}$

{"reg": [{"name": "budget_width", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"landarian transfer of the config of the

Bits	Type	Reset	Name	Description
31:0	ro	X	budget_w	vidth Value of the budget_width
			parameter.	

$max_num_managers$

Value of the max_num_managers parameter. - Offset: 0x354 - Reset default: 0x8 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "max_num_managers", "bits": 32, "attr": ["ro"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	ro	0x8	max_num	_mana valu e of the
				max_num_managers parameter.

can_bus

${\bf registers.md}$

Summary

Name	$Offset Lengt I\!Description$			
can_bus.ahb_ifc_hsel_valid	0x0	4	Auto-extracted signal hsel_valid from ahb_ifc.vhd	
can_bus.ahb_ifc_write_acc_d	0x4	4	Auto-extracted signal write_acc_d from ahb_ifc.vhd	
can_bus.ahb_ifc_write_acc_q	0x8	4	Auto-extracted signal write_acc_q from ahb_ifc.vhd	

Name	Offset	Leng	tlDescription
can_bus.ahb_ifc_haddr_q	0xc	4	Auto-extracted signal haddr_q from ahb ifc.vhd
can_bus.ahb_ifc_h_ready_raw	0x10	4	Auto-extracted signal h_ready_raw from ahb ifc.vhd
can_bus.ahb_ifc_sbe_d	0x14	4	Auto-extracted signal sbe d from abb ifc.vhd
can_bus.ahb_ifc_sbe_q	0x18	4	Auto-extracted signal sbe_q from ahb_ifc.vhd
can_bus.ahb_ifc_swr_i	0x1c	4	Auto-extracted signal swr_i from ahb_ifc.vhd
can_bus.ahb_ifc_srd_i	0x20	4	Auto-extracted signal srd_i from ahb_ifc.vhd
$can_bus. \verb bit_destuffing_discard_st $	tu0fxf2 <u>4</u> bi	Lt 4	Auto-extracted signal discard_stuff_bit from
can_bus.bit_destuffing_non_fix_to	o_05xi2x8_c	hnlg	bit_destuffing.vhd Auto-extracted signal non_fix_to_fix_chng
can_bus.bit_destuffing_stuff_lvl	_r(exaltrhe	$\operatorname{ed} 4$	from bit_destuffing.vhd Auto-extracted signal stuff_lvl_reached from bit_destuffing.vhd
can_bus.bit_destuffing_stuff_rule	e_0xi361La	ate1	Auto-extracted signal stuff_rule_violate from bit_destuffing.vhd
$can_bus. \verb bit_destuffing_enable_pre $	ev0x34	4	Auto-extracted signal enable_prev from bit_destuffing.vhd
can_bus.bit_destuffing_fixed_prev	⊿_0 qx38	4	Auto-extracted signal fixed_prev_q from bit_destuffing.vhd
can_bus.bit_destuffing_fixed_prev	⊿_0 0x3c	4	Auto-extracted signal fixed_prev_d from bit_destuffing.vhd
$can_bus. \verb bit_destuffing_same_bits $	_enrale	4	Auto-extracted signal same_bits_erase from bit_destuffing.vhd
$can_bus. \verb bit_destuffing_destuffed $	_ ф х44	4	Auto-extracted signal destuffed_q from bit_destuffing.vhd
can_bus.bit_destuffing_destuffed	_d0x48	4	Auto-extracted signal destuffed_d from bit_destuffing.vhd

Name	Offset I	Leng	t Description
can_bus.bit_destuffing_s	stuff_err_ ϕ x4c	4	Auto-extracted signal stuff_err_q from
can_bus.bit_destuffing_s	stuff_err_d)x50	4	bit_destuffing.vhd Auto-extracted signal stuff_err_d from
can_bus.bit_destuffing_p	${\tt prev_val_q}~0{\tt x}54$	4	bit_destuffing.vhd Auto-extracted signal prev_val_q from
can_bus.bit_destuffing_p	${ t prev_val_d} \ 0{ t x}58$	4	bit_destuffing.vhd Auto-extracted signal prev_val_d from bit_destuffing.vhd
can_bus.bit_err_detector	${ t r_bit_err_d} ext{x} $	4	Auto-extracted signal bit_err_d from
can_bus.bit_err_detector	r_bit_err_ ϕ x60	4	bit_err_detector.vhd Auto-extracted signal bit_err_q from
can_bus.bit_err_detector	r_bit_err_s@sp6_4ca	pt4_d	bit_err_ssp_capt_d from
can_bus.bit_err_detector	r_bit_err_s@sp6_&ca	pt4_q	bit_err_ssp_capt_q from
can_bus.bit_err_detector	r_bit_err_s0sp6_cva	li4d	bit_err_detector.vhd Auto-extracted signal bit_err_ssp_valid from bit_err_detector.vhd
can_bus.bit_err_detector	r_bit_err_skmp7(co	ndlit	
can_bus.bit_err_detector	r_bit_err_n or7 4_v	a¼id	
can_bus.bit_filter_maske	ed_input $0 x 78$	4	Auto-extracted signal masked_input from
can_bus.bit_filter_maske	ed_value 0x7c	4	bit_filter.vhd Auto-extracted signal masked_value from bit_filter.vhd
can_bus.bit_segment_mete	er_sel_tseg1x80	4	Auto-extracted signal sel_tseg1 from bit segment meter.vhd

Name Offset Lengt	Description
can_bus.bit_segment_meter_exp_seg_0hength_4ce	Auto-extracted signal exp_seg_length_ce from bit_segment_meter.vhd
can_bus.bit_segment_meter_phase_erfx_ant_sjw	Auto-extracted signal phase_err_mt_sjw from bit_segment_meter.vhd
can_bus.bit_segment_meter_phase_erfx_&rq_sjtw	Auto-extracted signal phase_err_eq_sjw from bit_segment_meter.vhd
can_bus.bit_segment_meter_exit_ph20x340mediate	
can_bus.bit_segment_meter_exit_segmc_9rlegullar	Auto-extracted signal exit_segm_regular from
can_bus.bit_segment_meter_exit_segmx_92egular	$exit_segm_regular_tseg1$
can_bus.bit_segment_meter_exit_segmc_9regular	from bit_segment_meter.vhd _Aseg2extracted signal exit_segm_regular_tseg2 from
can_bus.bit_segment_meter_sjw_mt_zlexel 4	bit_segment_meter.vhd Auto-extracted signal sjw_mt_zero from
can_bus.bit_segment_meter_use_basiloxasegm_4le	bit_segment_meter.vhd natho-extracted signal use_basic_segm_length from
can_bus.bit_segment_meter_phase_endx_asjw_bly_o	bit_segment_meter.vhd •Auto-extracted signal phase_err_sjw_by_one from
can_bus.bit_segment_meter_shorten_0bsæg1_affte	shorten_tseg1_after_tseg2 from
can_bus.bit_stuffing_data_out_i 0xb0 4	bit_segment_meter.vhd Auto-extracted signal data_out_i from bit_stuffing.vhd
can_bus.bit_stuffing_data_halt_q 0xb4 4	Auto-extracted signal data_halt_q from bit_stuffing.vhd

Name	OffsetI	Leng	th Description
can_bus.bit_stuffing_data_halt_d	0xb8	4	Auto-extracted signal data_halt_d from
can_bus.bit_stuffing_fixed_reg_q	0xbc	4	bit_stuffing.vhd Auto-extracted signal fixed_reg_q from bit_stuffing.vhd
can_bus.bit_stuffing_fixed_reg_d	0xc0	4	Auto-extracted signal fixed_reg_d from
${ m can_bus.bit_stuffing_enable_prev}$	0xc4	4	bit_stuffing.vhd Auto-extracted signal enable_prev from
$\operatorname{can_bus.bit_stuffing_non_fix_to_f}$	iOx_c&nng	g 4	bit_stuffing.vhd Auto-extracted signal non_fix_to_fix_chng
can_bus.bit_stuffing_stuff_lvl_re	ealchreed	4	from bit_stuffing.vhd Auto-extracted signal stuff_lvl_reached from
$\operatorname{can_bus.bit_stuffing_same_bits_rs}$	st <u>O</u> xtd0i.g	4	bit_stuffing.vhd Auto-extracted signal same_bits_rst_trig from
$\operatorname{can_bus.bit_stuffing_same_bits_rs}$	st0xd4	4	bit_stuffing.vhd Auto-extracted signal same_bits_rst from
$\operatorname{can_bus.bit_stuffing_insert_stuff}$:_0xid8	4	bit_stuffing.vhd Auto-extracted signal insert_stuff_bit from
$\operatorname{can_bus.bit_stuffing_data_out_d_e}$	en@axdc	4	bit_stuffing.vhd Auto-extracted signal data_out_d_ena from
can_bus.bit_stuffing_data_out_d	0xe0	4	bit_stuffing.vhd Auto-extracted signal data_out_d from
$\operatorname{can_bus.bit_stuffing_data_out_ce}$	0xe4	4	bit_stuffing.vhd Auto-extracted signal data_out_ce from
$\operatorname{can_bus.bit_time_cfg_capture_drv_}$	tOp <u>r</u> enSbt	4	bit_stuffing.vhd Auto-extracted signal drv_tq_nbt from
${ m can_bus.bit_time_cfg_capture_drv_}$	phænb	t 4	bit_time_cfg_capture.vhd Auto-extracted signal drv_prs_nbt from bit_time_cfg_capture.vhd

Name	OffsetLeng	thescription
can_bus.bit_time_cfg_capture_drv	pndf0nbt 4	Auto-extracted signal
		drv_ph1_nbt from
	_	bit_time_cfg_capture.vhd
$\operatorname{can_bus.bit_time_cfg_capture_drv}$	_p în 2f <u>4</u> nbt 4	Auto-extracted signal
		drv_ph2_nbt from
	0.00	bit_time_cfg_capture.vhd
$\operatorname{can_bus.bit_time_cfg_capture_drv}$	_sUjxut&nbt 4	Auto-extracted signal
		drv_sjw_nbt from
		bit_time_cfg_capture.vhd
$\operatorname{can_bus.bit_time_cfg_capture_drv}$	_t@ <u>xf</u> dbt 4	Auto-extracted signal
		drv_tq_dbt from
	0.406.4	bit_time_cfg_capture.vhd
can_bus.bit_time_cfg_capture_drv	_pibsl_0dbt 4	Auto-extracted signal
		drv_prs_dbt from
	a 410-4	bit_time_cfg_capture.vhd
can_bus.bit_time_cfg_capture_drv	_pundl_0abt 4	Auto-extracted signal
		drv_ph1_dbt from
,	0 -100 1	bit_time_cfg_capture.vhd
$\operatorname{can_bus.bit_time_cfg_capture_drv}$	_pun21_000t4	Auto-extracted signal
		drv_ph2_dbt from
1	0. 102 1	bit_time_cfg_capture.vhd
$\operatorname{can_bus.bit_time_cfg_capture_drv}$	_sljxwl_latbt4	Auto-extracted signal
		drv_sjw_dbt from
1	40 110 14	bit_time_cfg_capture.vhd
$\operatorname{can_bus.bit_time_cfg_capture_tse}_{}$	g11()_xnlb1t()_d.4	Auto-extracted signal
		tseg1_nbt_d from
1 1	40 70 11 4 1 4	bit_time_cfg_capture.vhd
$\operatorname{can_bus.bit_time_cfg_capture_tse}_{2}$	g 11.0.xallatt4_a. 4	Auto-extracted signal
		tseg1_dbt_d from
1 1	0 110 4	bit_time_cfg_capture.vhd
can_bus.bit_time_cfg_capture_drv	_e0mxal18 4	Auto-extracted signal
		drv_ena from
1 1	0 11 4	bit_time_cfg_capture.vhd
can_bus.bit_time_cfg_capture_drv	_eunval_nceg 4	Auto-extracted signal
		drv_ena_reg from
and have been been as a second	A-100 A	bit_time_cfg_capture.vhd
can_bus.bit_time_cfg_capture_drv	_emai_atteg_42	Auto-extracted signal
		drv_ena_reg_2 from
	-0-104 4	bit_time_cfg_capture.vhd
can_bus.bit_time_cfg_capture_cap	tubel 24 4	Auto-extracted signal
		capture from
		$bit_time_cfg_capture.vhd$

Name	OffsetLeng	gtDescription
can_bus.bit_time_counters_	tq_count@srl_248 4	Auto-extracted signal tq_counter_d from
can_bus.bit_time_counters_	tq_count@exd_2qc 4	bit_time_counters.vhd Auto-extracted signal tq_counter_q from bit_time_counters.vhd
can_bus.bit_time_counters_	tq_count@exd_36e 4	Auto-extracted signal tq_counter_ce from
can_bus.bit_time_counters_	tq_count@sd_3all1cw	bit_time_counters.vhd Auto-extracted signal tq_counter_allow from
can_bus.bit_time_counters_	tq_edge_0ix138 4	bit_time_counters.vhd Auto-extracted signal tq_edge_i from
can_bus.bit_time_counters_	segm_countlenc_d4	bit_time_counters.vhd Auto-extracted signal segm_counter_d from
can_bus.bit_time_counters_	segm_countelf_q4	bit_time_counters.vhd Auto-extracted signal segm_counter_q from
can_bus.bit_time_counters_	segm_counteled_cel	bit_time_counters.vhd Auto-extracted signal segm_counter_ce from
can_bus.bit_time_fsm_bt_fs	m_ce 0x148 4	bit_time_counters.vhd Auto-extracted signal bt_fsm_ce from
can_bus.bus_sampling_drv_e	na $0x14c$ 4	bit_time_fsm.vhd Auto-extracted signal drv_ena from
can_bus.bus_sampling_drv_s	sp_offse0x150 4	bus_sampling.vhd Auto-extracted signal drv_ssp_offset from
can_bus.bus_sampling_drv_s	sp_delay0 <u>x</u> slei14ect4	bus_sampling.vhd Auto-extracted signal drv_ssp_delay_select
can_bus.bus_sampling_data_	rx_synceOtx158 4	from bus_sampling.vhd Auto-extracted signal data_rx_synced from
can_bus.bus_sampling_prev_	Sample 0x15c 4	bus_sampling.vhd Auto-extracted signal prev_Sample from bus_sampling.vhd

Name	OffsetLeng	tlDescription
can_bus.bus_sampling_sample_sec_i	0x160 4	Auto-extracted signal sample_sec_i from
can_bus.bus_sampling_data_tx_dela	uy0exd164 4	bus_sampling.vhd Auto-extracted signal data_tx_delayed from bus_sampling.vhd
can_bus.bus_sampling_edge_rx_vali	.d0x168 4	Auto-extracted signal edge_rx_valid from
can_bus.bus_sampling_edge_tx_vali	.d)x16c 4	bus_sampling.vhd Auto-extracted signal edge_tx_valid from bus_sampling.vhd
can_bus.bus_sampling_ssp_delay	0x170 4	Auto-extracted signal ssp_delay from bus_sampling.vhd
can_bus.bus_sampling_tx_trigger_c	0x174 4	Auto-extracted signal tx_trigger_q from bus_sampling.vhd
can_bus.bus_sampling_tx_trigger_s	sapx178 4	Auto-extracted signal tx_trigger_ssp from
can_bus.bus_sampling_shift_regs_r	e9sx_1d7c 4	bus_sampling.vhd Auto-extracted signal shift_regs_res_d from
can_bus.bus_sampling_shift_regs_r	e9sx_14β0 4	bus_sampling.vhd Auto-extracted signal shift_regs_res_q from
can_bus.bus_sampling_shift_regs_r	re0sx_lq§4sca4n	bus_sampling.vhd Auto-extracted signal shift_regs_res_q_scan
can_bus.bus_sampling_ssp_enable	0x188 4	from bus_sampling.vhd Auto-extracted signal ssp_enable from
can_bus.bus_traffic_counters_tx_c	et0x_li8c 4	bus_sampling.vhd Auto-extracted signal tx_ctr_i from
can_bus.bus_traffic_counters_rx_c	:t0:x_1i:90 4	bus_traffic_counters.vhd Auto-extracted signal rx_ctr_i from
can_bus.bus_traffic_counters_tx_c	:t0rx_119s1t_n1_c	bus_traffic_counters.vhd Auto-extracted signal tx_ctr_rst_n_d from bus_traffic_counters.vhd

Name	OffsetLen	gthDescription
can_bus.bus_traffic_counters_tx_c		tx_ctr_rst_n_q from bus_traffic_counters.vhd
can_bus.bus_traffic_counters_rx_c		bus_traffic_counters.vhd d Auto-extracted signal rx_ctr_rst_n_d from bus_traffic_counters.vhd
can_bus.bus_traffic_counters_rx_c		rx_ctr_rst_n_q from bus_traffic_counters.vhd
can_bus.can_apb_tb_s_apb_paddr	0x1ac 4	bus_traffic_counters.vhd Auto-extracted signal s_apb_paddr from
can_bus.can_apb_tb_s_apb_penable	0x1b0 4	can_apb_tb.vhd Auto-extracted signal s_apb_penable from can_apb_tb.vhd
can_bus.can_apb_tb_s_apb_pprot	0x1b4 4	
can_bus.can_apb_tb_s_apb_prdata	0x1b8 4	
can_bus.can_apb_tb_s_apb_pready	0x1bc 4	
can_bus.can_apb_tb_s_apb_psel	0x1c0 4	
$can_bus.can_apb_tb_s_apb_pslverr$	0x1c4 4	
can_bus.can_apb_tb_s_apb_pstrb	0x1c8 4	_
can_bus.can_apb_tb_s_apb_pwdata	0x1cc 4	Auto-extracted signal s_apb_pwdata from can_apb_tb.vhd

Name	Offset I	Leng	thescription
can_bus.can_apb_tb_s_apb_pwrite	0x1d0	4	Auto-extracted signal s_apb_pwrite from can_apb_tb.vhd
can_bus.can_core_drv_clr_rx_ctr	0x1d4	4	Auto-extracted signal drv_clr_rx_ctr from can_core.vhd
can_bus.can_core_drv_clr_tx_ctr	0x1d8	4	Auto-extracted signal drv_clr_tx_ctr from can_core.vhd
can_bus.can_core_drv_bus_mon_ena	0x1dc	4	Auto-extracted signal drv_bus_mon_ena from can_core.vhd
can_bus.can_core_drv_ena	0x1e0	4	Auto-extracted signal drv_ena from can core.vhd
can_bus.can_core_rec_ident_i	0x1e4	4	Auto-extracted signal rec_ident_i from can_core.vhd
can_bus.can_core_rec_dlc_i	0x1e8	4	Auto-extracted signal rec_dlc_i from can_core.vhd
can_bus.can_core_rec_ident_type_i	. 0x1ec	4	Auto-extracted signal rec_ident_type_i from can_core.vhd
can_bus.can_core_rec_frame_type_i	. 0x1f0	4	Auto-extracted signal rec_frame_type_i from can core.vhd
can_bus.can_core_rec_is_rtr_i	0x1f4	4	Auto-extracted signal rec_is_rtr_i from can_core.vhd
can_bus.can_core_rec_brs_i	0x1f8	4	Auto-extracted signal rec_brs_i from can_core.vhd
can_bus.can_core_rec_esi_i	0x1fc	4	Auto-extracted signal rec_esi_i from can_core.vhd
can_bus.can_core_alc	0x200	4	Auto-extracted signal alc from can_core.vhd
can_bus.can_core_erc_capture	0x204	4	Auto-extracted signal erc_capture from can_core.vhd
$can_bus. {\tt can_core_is_transmitter}$	0x208	4	Auto-extracted signal is_transmitter from can_core.vhd

Name	Offset 1	Leng	t Description
can_bus.can_core_is_receiver	0x20c	4	Auto-extracted signal is_receiver from
can_bus.can_core_is_idle	0x210	4	can_core.vhd Auto-extracted signal is_idle from can_core.vhd
can_bus.can_core_arbitration_lost	<u>0</u> ix214	4	Auto-extracted signal arbitration_lost_i from can core.vhd
$can_bus. {\tt can_core_set_transmitter}$	0x218	4	Auto-extracted signal set_transmitter from can core.vhd
can_bus.can_core_set_receiver	0x21c	4	Auto-extracted signal set_receiver from can_core.vhd
can_bus.can_core_set_idle	0x220	4	Auto-extracted signal set_idle from
can_bus.can_core_is_err_active	0x224	4	can_core.vhd Auto-extracted signal is_err_active from
can_bus.can_core_is_err_passive	0x228	4	can_core.vhd Auto-extracted signal is_err_passive from
can_bus.can_core_is_bus_off_i	0x22c	4	can_core.vhd Auto-extracted signal is_bus_off_i from can_core.vhd
can_bus.can_core_err_detected_i	0x230	4	Auto-extracted signal err_detected_i from can_core.vhd
can_bus.can_core_primary_err	0x234	4	Auto-extracted signal primary_err from can_core.vhd
can_bus.can_core_act_err_ovr_flag	g 0x238	4	Auto-extracted signal act_err_ovr_flag from can_core.vhd
can_bus.can_core_err_delim_late	0x23c	4	Auto-extracted signal err_delim_late from can core.vhd
can_bus.can_core_set_err_active	0x240	4	Auto-extracted signal set_err_active from can core.vhd
can_bus.can_core_err_ctrs_unchang	g e 0dx244	4	Auto-extracted signal err_ctrs_unchanged from can_core.vhd

Name	OffsetI	Leng	tDescription
can_bus.can_core_stuff_enable	0x248	4	Auto-extracted signal stuff_enable from
can_bus.can_core_destuff_enable	0x24c	4	can_core.vhd Auto-extracted signal destuff_enable from can_core.vhd
can_bus.can_core_fixed_stuff	0x250	4	Auto-extracted signal fixed_stuff from
can_bus.can_core_tx_frame_no_sof	0x254	4	can_core.vhd Auto-extracted signal tx_frame_no_sof from
can_bus.can_core_stuff_length	0x258	4	can_core.vhd Auto-extracted signal stuff_length from
can_bus.can_core_dst_ctr	0x25c	4	can_core.vhd Auto-extracted signal dst_ctr from
can_bus.can_core_bst_ctr	0x260	4	can_core.vhd Auto-extracted signal bst_ctr from
can_bus.can_core_stuff_err	0x264	4	can_core.vhd Auto-extracted signal stuff_err from
can_bus.can_core_crc_enable	0x268	4	can_core.vhd Auto-extracted signal crc_enable from
$can_bus. {\tt can_core_crc_spec_enable}$	0x26c	4	can_core.vhd Auto-extracted signal crc_spec_enable from
can_bus.can_core_crc_calc_from_rx	0x270	4	can_core.vhd Auto-extracted signal crc_calc_from_rx from
can_bus.can_core_crc_15	0x274	4	can_core.vhd Auto-extracted signal crc_15 from can_core.vhd
can_bus.can_core_crc_17	0x278	4	Auto-extracted signal crc 17 from can core.vhd
can_bus.can_core_crc_21	0x27c	4	Auto-extracted signal crc 21 from can core.vhd
can_bus.can_core_sp_control_i	0x280	4	Auto-extracted signal sp_control_i from can_core.vhd

Name	Offset I	Leng	tDescription
can_bus.can_core_sp_control_q	0x284	4	Auto-extracted signal sp_control_q from can_core.vhd
can_bus.can_core_sync_control_i	0x288	4	Auto-extracted signal sync_control_i from can_core.vhd
can_bus.can_core_ssp_reset_i	0x28c	4	Auto-extracted signal ssp_reset_i from can_core.vhd
$can_bus. {\tt can_core_tran_delay_meas}]$	_i0x290	4	Auto-extracted signal tran_delay_meas_i from can_core.vhd
can_bus.can_core_tran_valid_i	0x294	4	Auto-extracted signal tran_valid_i from can_core.vhd
can_bus.can_core_rec_valid_i	0x298	4	Auto-extracted signal rec_valid_i from can_core.vhd
can_bus.can_core_br_shifted_i	0x29c	4	Auto-extracted signal br_shifted_i from can_core.vhd
can_bus.can_core_fcs_changed_i	0x2a0	4	Auto-extracted signal fcs_changed_i from can core.vhd
can_bus.can_core_err_warning_lim	i t0 <u>xi</u> 2a4	4	Auto-extracted signal err_warning_limit_i from can core.vhd
can_bus.can_core_tx_err_ctr	0x2a8	4	Auto-extracted signal tx_err_ctr from can_core.vhd
can_bus.can_core_rx_err_ctr	0x2ac	4	Auto-extracted signal rx_err_ctr from can_core.vhd
can_bus.can_core_norm_err_ctr	0x2b0	4	Auto-extracted signal norm_err_ctr from can_core.vhd
can_bus.can_core_data_err_ctr	0x2b4	4	Auto-extracted signal data_err_ctr from can_core.vhd
can_bus.can_core_pc_tx_trigger	0x2b8	4	Auto-extracted signal pc_tx_trigger from can_core.vhd

Name	OffsetI	eng	t Description
can_bus.can_core_pc_rx_trigger	0x2bc	4	Auto-extracted signal pc_rx_trigger from can core.vhd
can_bus.can_core_pc_tx_data_nbs	0x2c0	4	Auto-extracted signal pc_tx_data_nbs from can_core.vhd
can_bus.can_core_pc_rx_data_nbs	0x2c4	4	Auto-extracted signal pc_rx_data_nbs from can_core.vhd
can_bus.can_core_crc_data_tx_wbs	0x2c8	4	Auto-extracted signal crc_data_tx_wbs from can_core.vhd
can_bus.can_core_crc_data_tx_nbs	0x2cc	4	Auto-extracted signal crc_data_tx_nbs from can_core.vhd
can_bus.can_core_crc_data_rx_wbs	0x2d0	4	Auto-extracted signal crc_data_rx_wbs from can core.vhd
can_bus.can_core_crc_data_rx_nbs	0x2d4	4	Auto-extracted signal crc_data_rx_nbs from can core.vhd
can_bus.can_core_crc_trig_tx_wbs	0x2d8	4	Auto-extracted signal crc_trig_tx_wbs from can_core.vhd
$can_bus.can_core_crc_trig_tx_nbs$	0x2dc	4	Auto-extracted signal crc_trig_tx_nbs from can_core.vhd
can_bus.can_core_crc_trig_rx_wbs	0x2e0	4	Auto-extracted signal crc_trig_rx_wbs from can_core.vhd
can_bus.can_core_crc_trig_rx_nbs	0x2e4	4	Auto-extracted signal crc_trig_rx_nbs from can_core.vhd
can_bus.can_core_bst_data_in	0x2e8	4	Auto-extracted signal bst_data_in from can_core.vhd
can_bus.can_core_bst_data_out	0x2ec	4	Auto-extracted signal bst_data_out from can_core.vhd
can_bus.can_core_bst_trigger	0x2f0	4	Auto-extracted signal bst_trigger from can_core.vhd

Name	OffsetI	eng	thescription
can_bus.can_core_data_halt	0x2f4	4	Auto-extracted signal data_halt from can core.vhd
can_bus.can_core_bds_data_in	0x2f8	4	Auto-extracted signal bds_data_in from can_core.vhd
$can_bus. {\tt can_core_bds_data_out}$	0x2fc	4	Auto-extracted signal bds_data_out from can core.vhd
can_bus.can_core_bds_trigger	0x300	4	Auto-extracted signal bds_trigger from can_core.vhd
$can_bus. {\tt can_core_destuffed}$	0x304	4	Auto-extracted signal destuffed from can_core.vhd
can_bus.can_core_tx_ctr	0x308	4	Auto-extracted signal tx_ctr from can_core.vhd
can_bus.can_core_rx_ctr	0x30c	4	Auto-extracted signal rx_ctr from can_core.vhd
can_bus.can_core_tx_data_wbs_i	0x310	4	Auto-extracted signal tx_data_wbs_i from can_core.vhd
can_bus.can_core_lpb_dominant	0x314	4	Auto-extracted signal lpb_dominant from can_core.vhd
can_bus.can_core_form_err	0x318	4	Auto-extracted signal form_err from can_core.vhd
can_bus.can_core_ack_err	0x31c	4	Auto-extracted signal ack_err from can_core.vhd
can_bus.can_core_crc_err	0x320	4	Auto-extracted signal crc_err from can core.vhd
$can_bus. {\tt can_core_is_arbitration}$	0x324	4	Auto-extracted signal is_arbitration from can_core.vhd
can_bus.can_core_is_control	0x328	4	Auto-extracted signal is_control from can core.vhd
can_bus.can_core_is_data	0x32c	4	Auto-extracted signal is_data from can_core.vhd

Name	Offset I	eng	thescription
can_bus.can_core_is_stuff_count	0x330	4	Auto-extracted signal is_stuff_count from can_core.vhd
can_bus.can_core_is_crc	0x334	4	Auto-extracted signal is_crc from can_core.vhd
can_bus.can_core_is_crc_delim	0x338	4	Auto-extracted signal is_crc_delim from can_core.vhd
can_bus.can_core_is_ack_field	0x33c	4	Auto-extracted signal is_ack_field from can_core.vhd
can_bus.can_core_is_ack_delim	0x340	4	Auto-extracted signal is_ack_delim from can_core.vhd
can_bus.can_core_is_eof	0x344	4	Auto-extracted signal is_eof from can_core.vhd
can_bus.can_core_is_err_frm	0x348	4	Auto-extracted signal is_err_frm from can_core.vhd
$can_bus. {\tt can_core_is_intermission}$	0x34c	4	Auto-extracted signal is_intermission from can_core.vhd
can_bus.can_core_is_suspend	0x350	4	Auto-extracted signal is_suspend from can_core.vhd
can_bus.can_core_is_overload_i	0x354	4	Auto-extracted signal is_overload_i from can_core.vhd
can_bus.can_core_is_sof	0x358	4	Auto-extracted signal is_sof from can_core.vhd
can_bus.can_core_sof_pulse_i	0x35c	4	Auto-extracted signal sof_pulse_i from can_core.vhd
can_bus.can_core_load_init_vect	0x360	4	Auto-extracted signal load_init_vect from can_core.vhd
can_bus.can_core_retr_ctr_i	0x364	4	Auto-extracted signal retr_ctr_i from can_core.vhd
can_bus.can_core_decrement_rec	0x368	4	Auto-extracted signal decrement_rec from can_core.vhd

Name Of	fsetLeng	thescription
can_bus.can_core_bit_err_after_ack0_x6	Bitaic 4	Auto-extracted signal bit_err_after_ack_err from can_core.vhd
can_bus.can_core_is_pexs 0x3	370 4	Auto-extracted signal is_pexs from can_core.vhd
can_bus.can_crc_drv_fd_type 0x3	374 4	Auto-extracted signal drv_fd_type from can_crc.vhd
can_bus.can_crc_init_vect_15 0x	378 4	Auto-extracted signal init_vect_15 from can_crc.vhd
can_bus.can_crc_init_vect_17 0x	37c 4	Auto-extracted signal init_vect_17 from can_crc.vhd
can_bus.can_crc_init_vect_21 0x	380 4	Auto-extracted signal init_vect_21 from can_crc.vhd
can_bus.can_crc_crc_17_21_data_in 0x	384 4	Auto-extracted signal crc_17_21_data_in from can crc.vhd
can_bus.can_crc_crc_17_21_trigger 0x	388 4	Auto-extracted signal crc_17_21_trigger from can_crc.vhd
can_bus.can_crc_crc_15_data_in 0x3	38c 4	Auto-extracted signal crc_15_data_in from can_crc.vhd
can_bus.can_crc_crc_15_trigger 0x	390 4	Auto-extracted signal crc_15_trigger from can_crc.vhd
can_bus.can_crc_crc_ena_15 0x3	394 4	Auto-extracted signal crc_ena_15 from can_crc.vhd
can_bus.can_crc_crc_ena_17_21 0x3	398 4	Auto-extracted signal crc_ena_17_21 from can_crc.vhd
can_bus.can_top_ahb_ctu_can_data_i0x	39c 4	Auto-extracted signal ctu_can_data_in from can_top_ahb.vhd
can_bus.can_top_ahb_ctu_can_data_dux	3a0 4	Auto-extracted signal ctu_can_data_out from can_top_ahb.vhd

Name	Offset I	eng	th Description
can_bus.can_top_ahb_ctu_can_adres	ss0x3a4	4	Auto-extracted signal ctu_can_adress from can_top_ahb.vhd
can_bus.can_top_ahb_ctu_can_scs	0x3a8	4	Auto-extracted signal ctu_can_scs from can_top_ahb.vhd
can_bus.can_top_ahb_ctu_can_srd	0x3ac	4	Auto-extracted signal ctu_can_srd from can_top_ahb.vhd
can_bus.can_top_ahb_ctu_can_swr	0x3b0	4	Auto-extracted signal ctu_can_swr from can_top_ahb.vhd
can_bus.can_top_ahb_ctu_can_sbe	0x3b4	4	Auto-extracted signal ctu_can_sbe from can_top_ahb.vhd
can_bus.can_top_ahb_res_n_out_i	0x3b8	4	Auto-extracted signal res_n_out_i from
can_bus.can_top_apb_reg_data_in	0x3bc	4	can_top_ahb.vhd Auto-extracted signal reg_data_in from
can_bus.can_top_apb_reg_data_out	0x3c0	4	can_top_apb.vhd Auto-extracted signal reg_data_out from
can_bus.can_top_apb_reg_addr	0x3c4	4	can_top_apb.vhd Auto-extracted signal reg_addr from
can_bus.can_top_apb_reg_be	0x3c8	4	can_top_apb.vhd Auto-extracted signal reg_be from
can_bus.can_top_apb_reg_rden	0x3cc	4	can_top_apb.vhd Auto-extracted signal reg_rden from
can_bus.can_top_apb_reg_wren	0x3d0	4	can_top_apb.vhd Auto-extracted signal reg_wren from
can_bus.can_top_level_drv_bus	0x3d4	4	can_top_apb.vhd Auto-extracted signal drv_bus from
can_bus.can_top_level_stat_bus	0x3d8	4	can_top_level.vhd Auto-extracted signal stat_bus from can_top_level.vhd

Name	Offset Lengt Description		
can_bus.can_top_level_res_n_sync	0x3dc	4	Auto-extracted signal res_n_sync from
can_bus.can_top_level_res_core_n	0x3e0	4	can_top_level.vhd Auto-extracted signal res_core_n from can_top_level.vhd
can_bus.can_top_level_res_soft_n	0x3e4	4	Auto-extracted signal res_soft_n from can_top_level.vhd
can_bus.can_top_level_sp_control	0x3e8	4	Auto-extracted signal sp_control from can_top_level.vhd
can_bus.can_top_level_rx_buf_size	0x3ec	4	Auto-extracted signal rx_buf_size from can_top_level.vhd
can_bus.can_top_level_rx_full	0x3f0	4	Auto-extracted signal rx_full from
can_bus.can_top_level_rx_empty	0x3f4	4	can_top_level.vhd Auto-extracted signal rx_empty from
can_bus.can_top_level_rx_frame_co	uOnt3f8	4	can_top_level.vhd Auto-extracted signal rx_frame_count from
can_bus.can_top_level_rx_mem_free	0x3fc	4	can_top_level.vhd Auto-extracted signal rx_mem_free from
can_bus.can_top_level_rx_read_poi	nOtxelet00	4	can_top_level.vhd Auto-extracted signal rx_read_pointer from
can_bus.can_top_level_rx_write_po	iOnt404	4	can_top_level.vhd Auto-extracted signal rx_write_pointer from
can_bus.can_top_level_rx_data_ove	rOxx408	4	can_top_level.vhd Auto-extracted signal rx_data_overrun from
can_bus.can_top_level_rx_read_buf	f 0x40c	4	can_top_level.vhd Auto-extracted signal rx_read_buff from
can_bus.can_top_level_rx_mof	0x410	4	can_top_level.vhd Auto-extracted signal rx_mof from can_top_level.vhd

Name	OffsetLeng	gtlDescription
can_bus.can_top_level_txtb_por	rt_a_@Maantaal 4	Auto-extracted signal txtb_port_a_data from
can_bus.can_top_level_txtb_por	rt_a_(and blocess)	can_top_level.vhd Auto-extracted signal txtb_port_a_address from can_top_level.vhd
can_bus.can_top_level_txtb_por	rt_a_0xx11c 4	Auto-extracted signal txtb_port_a_cs from can_top_level.vhd
can_bus.can_top_level_txtb_por	rt_a_ 0be 420 4	Auto-extracted signal txtb_port_a_be from can_top_level.vhd
can_bus.can_top_level_txtb_sw_	cmd_Oixn452e4x 4	Auto-extracted signal txtb_sw_cmd_index from can_top_level.vhd
can_bus.can_top_level_txt_buf_	fail@ed <u>l</u> 28of4	Auto-extracted signal txt_buf_failed_bof from can_top_level.vhd
can_bus.can_top_level_int_vect	or 0x42c 4	Auto-extracted signal int_vector from can_top_level.vhd
can_bus.can_top_level_int_ena	0x430 4	Auto-extracted signal int_ena from can_top_level.vhd
can_bus.can_top_level_int_mask	0x434 4	Auto-extracted signal int_mask from can_top_level.vhd
can_bus.can_top_level_rec_iden	nt 0x438 4	Auto-extracted signal rec_ident from can_top_level.vhd
can_bus.can_top_level_rec_dlc	0x43c 4	Auto-extracted signal rec_dlc from can_top_level.vhd
can_bus.can_top_level_rec_iden	nt_type140 4	Auto-extracted signal rec_ident_type from can_top_level.vhd
can_bus.can_top_level_rec_fram	ne_type144 4	Auto-extracted signal rec_frame_type from can_top_level.vhd
can_bus.can_top_level_rec_is_r	etr 0x448 4	Auto-extracted signal rec_is_rtr from can_top_level.vhd

Name	Offset I	eng	thescription
can_bus.can_top_level_rec_brs	0x44c	4	Auto-extracted signal rec_brs from
can_bus.can_top_level_rec_esi	0x450	4	can_top_level.vhd Auto-extracted signal rec_esi from can_top_level.vhd
can_bus.can_top_level_store_data_	www.t54	4	Auto-extracted signal store_data_word from can_top_level.vhd
can_bus.can_top_level_sof_pulse	0x458	4	Auto-extracted signal sof_pulse from can_top_level.vhd
can_bus.can_top_level_store_metad	latxa45c	4	Auto-extracted signal store_metadata from can_top_level.vhd
can_bus.can_top_level_store_data	0x460	4	Auto-extracted signal store_data from can_top_level.vhd
can_bus.can_top_level_rec_valid	0x464	4	Auto-extracted signal rec_valid from can_top_level.vhd
can_bus.can_top_level_rec_abort	0x468	4	Auto-extracted signal rec_abort from can_top_level.vhd
can_bus.can_top_level_store_metad	latxa <u>l</u> fic	4	Auto-extracted signal store_metadata_f from can_top_level.vhd
can_bus.can_top_level_store_data_	f0x470	4	Auto-extracted signal store_data_f from can_top_level.vhd
can_bus.can_top_level_rec_valid_f	0x474	4	Auto-extracted signal rec_valid_f from can_top_level.vhd
can_bus.can_top_level_rec_abort_f	0x478	4	Auto-extracted signal rec_abort_f from can_top_level.vhd
can_bus.can_top_level_txtb_hw_cmd	l_0ixn4t7c	4	Auto-extracted signal txtb_hw_cmd_int from can_top_level.vhd
can_bus.can_top_level_is_bus_off	0x480	4	Auto-extracted signal is_bus_off from can_top_level.vhd

Name Offset I	Leng	gthDescription
can_bus.can_top_level_txtb_availables484	4	Auto-extracted signal txtb_available from
can_bus.can_top_level_txtb_port_b_0x148_8e	n 4	can_top_level.vhd Auto-extracted signal txtb_port_b_clk_en
can_bus.can_top_level_tran_dlc 0x48c	4	from can_top_level.vhd Auto-extracted signal tran_dlc from
can_bus.can_top_level_tran_is_rtr 0x490	4	can_top_level.vhd Auto-extracted signal tran_is_rtr from
can_bus.can_top_level_tran_ident_t0yp494	4	can_top_level.vhd Auto-extracted signal tran_ident_type from
can_bus.can_top_level_tran_frame_t0xp498	4	can_top_level.vhd Auto-extracted signal tran_frame_type from
can_bus.can_top_level_tran_brs 0x49c	4	can_top_level.vhd Auto-extracted signal tran_brs from
can_bus.can_top_level_tran_identif@xelfa0	4	can_top_level.vhd Auto-extracted signal tran_identifier from
can_bus.can_top_level_tran_word 0x4a4	4	can_top_level.vhd Auto-extracted signal tran_word from
can_bus.can_top_level_tran_frame_wandards	4	can_top_level.vhd Auto-extracted signal tran_frame_valid from
can_bus.can_top_level_txtb_changed)x4ac	4	can_top_level.vhd Auto-extracted signal txtb_changed from
can_bus.can_top_level_txtb_clk_en 0x4b0	4	can_top_level.vhd Auto-extracted signal txtb_clk_en from
$can_bus. {\tt can_top_level_err_detected}) x 4 b 4$	4	can_top_level.vhd Auto-extracted signal err_detected from
$can_bus. {\tt can_top_level_fcs_changed}~0x4b8$	4	can_top_level.vhd Auto-extracted signal fcs_changed from can_top_level.vhd

Name	Offset L	eng	t Description
can_bus.can_top_level_err_warning	_Olxi4nbict	4	Auto-extracted signal err_warning_limit from
$can_bus. {\tt can_top_level_arbitration}$	_(lixelect)	4	can_top_level.vhd Auto-extracted signal arbitration_lost from
$can_bus. {\tt can_top_level_tran_valid}$	0x4c4	4	can_top_level.vhd Auto-extracted signal tran_valid from
$can_bus.can_top_level_br_shifted$	0x4c8	4	can_top_level.vhd Auto-extracted signal br_shifted from
can_bus.can_top_level_is_overload	0x4cc	4	can_top_level.vhd Auto-extracted signal is_overload from
can_bus.can_top_level_rx_triggers	0x4d0	4	can_top_level.vhd Auto-extracted signal rx_triggers from
can_bus.can_top_level_tx_trigger	0x4d4	4	can_top_level.vhd Auto-extracted signal tx_trigger from
can_bus.can_top_level_sync_contro	10x4d8	4	can_top_level.vhd Auto-extracted signal sync_control from
can_bus.can_top_level_no_pos_resy	n0x4dc	4	can_top_level.vhd Auto-extracted signal no_pos_resync from
can_bus.can_top_level_nbt_ctrs_en	0x4e0	4	can_top_level.vhd Auto-extracted signal nbt_ctrs_en from
can_bus.can_top_level_dbt_ctrs_en	0x4e4	4	can_top_level.vhd Auto-extracted signal dbt_ctrs_en from
can_bus.can_top_level_trv_delay	0x4e8	4	can_top_level.vhd Auto-extracted signal trv_delay from
can_bus.can_top_level_rx_data_wbs	0x4ec	4	can_top_level.vhd Auto-extracted signal rx_data_wbs from
can_bus.can_top_level_tx_data_wbs	0x4f0	4	can_top_level.vhd Auto-extracted signal tx_data_wbs from can_top_level.vhd

Name	Offset I	eng	t Description
can_bus.can_top_level_ssp_reset	0x4f4	4	Auto-extracted signal
			ssp_reset from
			can_top_level.vhd
can_bus.can_top_level_tran_delay_m	Oevale18	4	Auto-extracted signal
			tran_delay_meas from
			can_top_level.vhd
can_bus.can_top_level_bit_err	0x4fc	4	Auto-extracted signal
-			bit_err from
			can_top_level.vhd
can_bus.can_top_level_sample_sec	0x500	4	Auto-extracted signal
			sample_sec from
			can_top_level.vhd
can_bus.can_top_level_btmc_reset	0x504	4	Auto-extracted signal
			btmc_reset from
			can_top_level.vhd
can_bus.can_top_level_dbt_measure_	0sxt5e0x8t	4	Auto-extracted signal
			dbt_measure_start from
			can_top_level.vhd
can_bus.can_top_level_gen_first_ss	0 x 50c	4	Auto-extracted signal
	•		gen_first_ssp from
			can_top_level.vhd
can_bus.can_top_level_sync_edge	0x510	4	Auto-extracted signal
			sync_edge from
			can_top_level.vhd
can_bus.can_top_level_tq_edge	0x514	4	Auto-extracted signal
			tq_edge from
			can_top_level.vhd
can_bus.can_top_level_tst_rdata_rx	0xb5i1f8	4	Auto-extracted signal
= - :	_		tst_rdata_rx_buf from
			can_top_level.vhd
can_bus.clk_gate_clk_en_q	0x51c	4	Auto-extracted signal
			clk_en_q from
			clk_gate.vhd
can_bus.control_counter_ctrl_ctr_d	0ex520	4	Auto-extracted signal
			ctrl_ctr_ce from
			control_counter.vhd
can_bus.control_counter_compl_ctr_	0 xe 524	4	Auto-extracted signal
		-	compl_ctr_ce from
			control_counter.vhd
can_bus.control_registers_reg_map_	Obere 28se	e14	Auto-extracted signal
_ 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		_	reg_sel from con-
			trol registers reg map.vh
			"" LOT TOPING TO S THAP. VII

Name	Offset1	Leng	thescription
can_bus.control_registers_reg_map	_(brefabit_	dalta	
			read_data_mux_in from
			con-
			trol_registers_reg_map.vh
can_bus.control_registers_reg_map	_OrefaidO_	dalta	a_ Aask -extracted signal
			$read_data_mask_n$ from
			con-
			trol_registers_reg_map.vh
can_bus.control_registers_reg_map	_0refaid1_:	mu4x_	eAato-extracted signal
			read_mux_ena from con-
			trol_registers_reg_map.vh
can_bus.crc_calc_crc_q	0x538	4	Auto-extracted signal
			crc_q from crc_calc.vhd
can_bus.crc_calc_crc_nxt	0x53c	4	Auto-extracted signal
			crc_nxt from
			crc _calc.vhd
can_bus.crc_calc_crc_shift	0x540	4	Auto-extracted signal
			crc_shift from
			crc _calc.vhd
can_bus.crc_calc_crc_shift_n_xor	0x544	4	Auto-extracted signal
			crc shift n xor from
			crc_calc.vhd
can_bus.crc_calc_crc_d	0x548	4	Auto-extracted signal
			crc_d from crc_calc.vhd
can_bus.crc_calc_crc_ce	0x54c	4	Auto-extracted signal
			crc_ce from crc_calc.vhd
can_bus.data_edge_detector_rx_dat	a0xp5r5e0v	4	Auto-extracted signal
			rx_data_prev from
			data_edge_detector.vhd
can_bus.data_edge_detector_tx_dat	a0xp5r5e4v	4	Auto-extracted signal
	-1		tx data prev from
			data_edge_detector.vhd
can_bus.data_edge_detector_rx_dat	a0x5v5n8c	plre	
	_ 3	_1	rx_data_sync_prev from
			data_edge_detector.vhd
can_bus.data_edge_detector_rx_edg	e0xi55c	4	Auto-extracted signal
	,		rx_edge_i from
			data_edge_detector.vhd
can_bus.data_edge_detector_tx_edg	re0xi560	4	Auto-extracted signal
	, -=	-	tx_edge_i from
			data_edge_detector.vhd
can_bus.data_mux_sel_data	0x564	4	Auto-extracted signal
	011001		sel data from
			data_mux.vhd
			dava_mux.vnu

Name	OffsetLer	gtDescription
can_bus.data_mux_saturated_data	0x568 4	Auto-extracted signal saturated_data from data_mux.vhd
can_bus.data_mux_masked_data	0x56c 4	
can_bus.dlc_decoder_data_len_8_to	_064 570 4	
can_bus.dlc_decoder_data_len_can_	20<u>x</u>05 74 4	
can_bus.dlc_decoder_data_len_can_	f0dx578 4	
${ m can_bus.endian_swapper_swapped}$	0x57c 4	
can_bus.err_counters_tx_err_ctr_c	e 0x580 4	
can_bus.err_counters_rx_err_ctr_c	e 0x584 4	
can_bus.err_counters_modif_tx_ctr	0x588 4	
can_bus.err_counters_modif_rx_ctr	0x58c 4	
can_bus.err_counters_nom_err_ctr_	o0ex590 4	
can_bus.err_counters_data_err_ctr	_0 ce 594 4	
can_bus.err_counters_res_err_ctrs	_0ax598 4	
can_bus.err_counters_res_err_ctrs	_ 0x 59c 4	. –

Name	OffsetL	eng	thescription
can_bus.err_counters_res_err_ctrs	s_0qx5sac0ar	1 4	Auto-extracted signal
			res_err_ctrs_q_scan
	·0 F 4		from err_counters.vhd
can_bus.err_detector_err_frm_req_	iUx5a4	4	Auto-extracted signal
			err_frm_req_i from err detector.vhd
can_bus.err_detector_err_type_d	0x5a8	4	Auto-extracted signal
can_bus.err_detector_err_type_d	UAGAO	4	err_type_d from
			err detector.vhd
can_bus.err_detector_err_type_q	0x5ac	4	Auto-extracted signal
			err_type_q from
			err_detector.vhd
$\operatorname{can_bus.err_detector_err_pos_q}$	0x5b0	4	Auto-extracted signal
			err_pos_q from
			$err_detector.vhd$
can_bus.err_detector_form_err_i	0x5b4	4	Auto-extracted signal
			form_err_i from
	0 51 0		err_detector.vhd
can_bus.err_detector_crc_match_c	0x5b8	4	Auto-extracted signal
			crc_match_c from err detector.vhd
can_bus.err_detector_crc_match_d	0v5bc	4	Auto-extracted signal
can_bus.crr_dctcctor_crc_maten_d	OXODC	1	crc_match_d from
			err detector.vhd
can_bus.err_detector_crc_match_q	0x5c0	4	Auto-extracted signal
=			crc_match_q from
			err_detector.vhd
can_bus.err_detector_dst_ctr_grey	0x5c4	4	Auto-extracted signal
			$dst_ctr_grey\ from$
			err_detector.vhd
can_bus.err_detector_dst_parity	0x5c8	4	Auto-extracted signal
			dst_parity from
on bug orr dotactor stuff	And also	4	err_detector.vhd Auto-extracted signal
can_bus.err_detector_stuff_count_	- CINERICK	4	stuff_count_check from
			err_detector.vhd
can_bus.err_detector_crc_15_ok	0x5d0	4	Auto-extracted signal
	0.2.000	•	crc_15_ok from
			err detector.vhd
can_bus.err_detector_crc_17_ok	0x5d4	4	Auto-extracted signal
_			crc_17_ok from
			$\operatorname{err_detector.vhd}$

Name	OffsetLeng	t Description
can_bus.err_detector_crc_21_ok 0	x5d8 4	Auto-extracted signal crc_21_ok from
$can_bus.err_detector_stuff_count_stuff_count_detector_stuff_count_st$	x5dc 4	err_detector.vhd Auto-extracted signal stuff_count_ok from err_detector.vhd
can_bus.err_detector_rx_crc_15 0	x5e0 4	Auto-extracted signal rx_crc_15 from err detector.vhd
can_bus.err_detector_rx_crc_17 0	x5e4 4	Auto-extracted signal rx_crc_17 from err_detector.vhd
can_bus.err_detector_rx_crc_21 0	x5e8 4	Auto-extracted signal rx_crc_21 from err detector.vhd
can_bus.fault_confinement_drv_ewl 0	x5ec 4	Auto-extracted signal drv_ewl from fault_confinement.vhd
can_bus.fault_confinement_drv_erp 0	x5f0 4	Auto-extracted signal drv_erp from fault confinement.vhd
$ ext{can_bus.fault_confinement_drv_ctr_0}$	xaōlf4 4	Auto-extracted signal drv_ctr_val from fault_confinement.vhd
can_bus.fault_confinement_drv_ctr_@	senīf8 4	Auto-extracted signal drv_ctr_sel from fault_confinement.vhd
can_bus.fault_confinement_drv_ena 0	x5fc 4	Auto-extracted signal drv_ena from fault_confinement.vhd
$ ext{can_bus.fault_confinement_tx_err_dt}$	xx6 <u>0</u> i0 4	Auto-extracted signal tx_err_ctr_i from fault_confinement.vhd
$ ext{can_bus.fault_confinement_rx_err_dt}$	xx6 <u>0i4</u> 4	Auto-extracted signal rx_err_ctr_i from fault_confinement.vhd
can_bus.fault_confinement_inc_one 0	x608 4	Auto-extracted signal inc_one from fault_confinement.vhd
$\operatorname{can_bus.fault_confinement_inc_eight}$	x60c 4	Auto-extracted signal inc_eight from fault_confinement.vhd

Name	OffsetLe	engt	t Description
${ m can_bus.fault_confinement_dec_one}$	0x610	4	Auto-extracted signal
			dec_one from
			$fault_confinement.vhd$
${ m can_bus.fault_confinement_drv_rom}$	_Oexr6al4	4	Auto-extracted signal
			drv_rom_ena from
			fault_confinement.vhd
$ ext{can_bus.fault_confinement_fsm_tx_}$	e0xx61&tr_	4mt	_ Anp o-extracted signal
			$tx_err_ctr_mt_erp$ from
			fault_confinement_fsm.vhc
$ ext{can_bus.fault_confinement_fsm_rx_}$	edra6_lctr_	4mt	_ Anp o-extracted signal
			rx_err_ctr_mt_erp from
			fault_confinement_fsm.vhc
$ an_ ext{bus.fault_confinement_fsm_tx_}$	e0xx62x0tr_	4mt	_Awlo-extracted signal
			tx_err_ctr_mt_ewl from
			fault_confinement_fsm.vhc
$ ext{can_bus.fault_confinement_fsm_rx_}$	e0xx62atr_	4mt	_Awlo-extracted signal
			$rx_err_ctr_mt_ewl from$
			fault_confinement_fsm.vho
${ m can_bus.fault_confinement_fsm_tx_}$	e0xx62&tr	4mt	_255 o-extracted signal
			tx_err_ctr_mt_255 from
			fault_confinement_fsm.vho
$ ext{can_bus.fault_confinement_fsm_err}$	_0we6i2ncing	<u>4</u> 1	iAitoeextracted signal
			err_warning_limit_d
			from
			fault_confinement_fsm.vho
${ m can_bus.fault_confinement_fsm_err}$	_0wa6i310ing	<u>4</u> 1	iAitoqxtracted signal
			err_warning_limit_q
			from
			fault_confinement_fsm.vho
${ m can_bus.fault_confinement_fsm_fc_}$	£03x163x4es_	<u>4</u> d	Auto-extracted signal
			fc_fsm_res_d from
			fault confinement fsm.vho
${ m can_bus.fault_confinement_fsm_fc_}$	£03m63m2es	4 q	Auto-extracted signal
			fc_fsm_res_q from
			fault confinement fsm.vho
${ m can_bus.fault_confinement_rules_i}$	nOx663nce i	i 4	Auto-extracted signal
			inc one i from
			fault confinement rules.vl
can bus.fault_confinement_rules_i	nOx(eHOrht	t4 ј	
			inc eight i from
			fault_confinement_rules.vh
can_bus.frame_filters_drv_filter_	AO xofielelk	4	Auto-extracted signal
		•	drv_filter_A_mask from
			frame filters.vhd
			manic_inucis.viid

Name	OffsetLeng	gtlDescription
can_bus.frame_filters_	_drv_filter_A0_x6t481 4	Auto-extracted signal drv_filter_A_ctrl from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_A0_Voiats 4	Auto-extracted signal drv_filter_A_bits from frame_filters.vhd
can_bus.frame_filters_	_int_filter_AO_x650id4	Auto-extracted signal int_filter_A_valid from frame filters.vhd
can_bus.frame_filters_	_drv_filter_B <u>)</u> xmaxsk 4	Auto-extracted signal drv_filter_B_mask from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_B <u>0</u> x 05 81 4	Auto-extracted signal drv_filter_B_ctrl from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_B)_Months 4	Auto-extracted signal drv_filter_B_bits from frame_filters.vhd
can_bus.frame_filters_	_int_filter_B <u>)</u> xxxx00id4	Auto-extracted signal int_filter_B_valid from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_0 <u>)</u> xmansk 4	Auto-extracted signal drv_filter_C_mask from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_0 <u>0</u> x0681 4	Auto-extracted signal drv_filter_C_ctrl from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_0 <u>0</u> %666s 4	Auto-extracted signal drv_filter_C_bits from frame_filters.vhd
can_bus.frame_filters_	_int_filter_C)_x6571id4	Auto-extracted signal int_filter_C_valid from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_n@m67dtr14	Auto-extracted signal drv_filter_ran_ctrl from frame_filters.vhd
can_bus.frame_filters_	_drv_filter_n@m6780_th	
${ m can_bus.frame_filters_}$	_drv_filter_n@m67ki_th	

Name Offset	Leng	thescription
can_bus.frame_filters_int_filter_r0am680a	li4d	Auto-extracted signal int_filter_ran_valid from frame filters.vhd
can_bus.frame_filters_drv_filters_@ex@84	4	Auto-extracted signal drv_filters_ena from frame_filters.vhd
can_bus.frame_filters_int_data_typex688	4	Auto-extracted signal int_data_type from frame_filters.vhd
can_bus.frame_filters_int_data_ctr0x68c	4	Auto-extracted signal int_data_ctrl from frame filters.vhd
can_bus.frame_filters_filter_A_enabal@0	4	Auto-extracted signal filter_A_enable from frame filters.vhd
can_bus.frame_filters_filter_B_enaba694	4	Auto-extracted signal filter_B_enable from frame filters.vhd
can_bus.frame_filters_filter_C_enabal@98	4	Auto-extracted signal filter_C_enable from frame filters.vhd
can_bus.frame_filters_filter_range)_x6f0xb	lel	Auto-extracted signal filter_range_enable from frame filters.vhd
can_bus.frame_filters_filter_resultx6a0	4	Auto-extracted signal filter_result from frame filters.vhd
${ m can_bus.frame_filters_ident_valid_0k}6a4$	4	Auto-extracted signal ident_valid_d from frame filters.vhd
can_bus.frame_filters_ident_valid_0\dagger6a8	4	Auto-extracted signal ident_valid_q from frame_filters.vhd
can_bus.frame_filters_drv_drop_remotteacf	rame	_
can_bus.frame_filters_drop_rtr_fra0me6b0	4	Auto-extracted signal drop_rtr_frame from frame_filters.vhd
can_bus.inf_ram_wrapper_int_read_dat@b4	4	Auto-extracted signal int_read_data from inf_ram_wrapper.vhd

Name	Offset I	Leng	th Description
can_bus.inf_ram_wrapper_byte_we	0x6b8	4	Auto-extracted signal byte_we from
can_bus.int_manager_drv_int_vect_	dlx6 bc	4	inf_ram_wrapper.vhd Auto-extracted signal drv_int_vect_clr from
can_bus.int_manager_drv_int_ena_s	etx6c0	4	int_manager.vhd Auto-extracted signal drv_int_ena_set from
can_bus.int_manager_drv_int_ena_c	:10x6c4	4	int_manager.vhd Auto-extracted signal drv_int_ena_clr from
can_bus.int_manager_drv_int_mask_	sOext6c8	4	int_manager.vhd Auto-extracted signal drv_int_mask_set from
can_bus.int_manager_drv_int_mask_	dlxx6cc	4	int_manager.vhd Auto-extracted signal drv_int_mask_clr from
can_bus.int_manager_int_ena_i	0x6d0	4	int_manager.vhd Auto-extracted signal int_ena_i from
can_bus.int_manager_int_mask_i	0x6d4	4	int_manager.vhd Auto-extracted signal int_mask_i from
can_bus.int_manager_int_vect_i	0x6d8	4	int_manager.vhd Auto-extracted signal int_vect_i from
can_bus.int_manager_int_input_act	inozenaci	4	int_manager.vhd Auto-extracted signal int_input_active from
can_bus.int_manager_int_i	0x6e0	4	int_manager.vhd Auto-extracted signal int_i from
can_bus.int_module_int_mask_i	0x6e4	4	int_manager.vhd Auto-extracted signal int_mask_i from
can_bus.int_module_int_ena_i	0x6e8	4	int_module.vhd Auto-extracted signal int_ena_i from
$can_bus. \verb"int_module_int_mask_load"$	0x6ec	4	int_module.vhd Auto-extracted signal int_mask_load from int_module.vhd

Name	OffsetLeng	gtIDescription
can_bus.int_module_int_mask_next	0x6f0 4	Auto-extracted signal int_mask_next from int_module.vhd
can_bus.memory_reg_reg_value_r	0x6f4 4	nt_module.vnd Auto-extracted signal reg_value_r from memory_reg.vhd
can_bus.memory_reg_wr_select	0x6f8 4	Auto-extracted signal wr_select from memory_reg.vhd
can_bus.memory_reg_wr_select_expa	andredic 4	Auto-extracted signal wr_select_expanded from memory_reg.vhd
${\rm can_bus.memory_registers_status_c}$	colon 15700 4	Auto-extracted signal status_comb from memory_registers.vhd
${ m can_bus.memory_registers_can_core}$	e_0cs704 4	Auto-extracted signal can_core_cs from memory_registers.vhd
$can_bus.{\tt memory_registers_control_}$	negiosters	
$can_bus. {\tt memory_registers_control_}$	negīlsters	
can_bus.memory_registers_test_reg	gilastælds_ds	Auto-extracted signal test_registers_cs from memory_registers.vhd
$can_bus. {\tt memory_registers_test_reg}$	giOstTehrls_cls	
$can_bus. {\tt memory_registers_control_}$	nægjilster4s	
${ m can_bus.memory_registers_test_reg}$	giOst7ebrs_r4d	
can_bus.memory_registers_is_err_a	adoxi7249 4	Auto-extracted signal is_err_active from memory_registers.vhd

Name	Offset	Leng	tlDescription
can_bus.memory_registers	s_is_err_palss724k	e 4	Auto-extracted signal is_err_passive from
${ m can_bus}.{ m memory_registers}$	s_is_bus_offx728	4	memory_registers.vhd Auto-extracted signal is_bus_off from memory_registers.vhd
can_bus.memory_registers	s_is_transmixt72ær	: 4	Auto-extracted signal is_transmitter from
${ m can_bus}.{ m memory_registers}$	s_is_receivær730	4	memory_registers.vhd Auto-extracted signal is_receiver from
${ m can_bus}.{ m memory_registers}$	s_is_idle $0x734$	4	memory_registers.vhd Auto-extracted signal is_idle from
$\operatorname{can_bus.memory_registers}$	s_reg_lock_0kx <u>7</u> 838	ivÆ	memory_registers.vhd Auto-extracted signal reg_lock_1_active from
$\operatorname{can_bus.memory_registers}$	s_reg_lock_0 <u>k_7</u> 3ct	iv4e	memory_registers.vhd Auto-extracted signal reg_lock_2_active from
$\operatorname{can_bus.memory_registers}$	s_soft_res_0 q z7n40	4	memory_registers.vhd Auto-extracted signal soft_res_q_n from
${ m can_bus}.{ m memory_registers}$	s_ewl_padde@k744	4	memory_registers.vhd Auto-extracted signal ewl_padded from
$\operatorname{can_bus.memory_registers}$	s_control_n egis l <u>&</u>	:1k <u>l</u> e	control_regs_clk_en from
can_bus.memory_registers	s_test_regs <u>0x74k</u> c	en4	memory_registers.vhd Auto-extracted signal test_regs_clk_en from
${ m can_bus}.{ m memory_registers}$	s_clk_contr0x175m0	egs1	memory_registers.vhd Auto-extracted signal clk_control_regs from
$\operatorname{can_bus.memory_registers}$	s_clk_test_(be/gral	4	memory_registers.vhd Auto-extracted signal clk_test_regs from
$\operatorname{can_bus.memory_registers}$	s_rx_buf_mdde758	4	memory_registers.vhd Auto-extracted signal rx_buf_mode from memory_registers.vhd

Name	Offset L	eng	thescription
can_bus.memory_registers_rx_move	_dand75c	4	Auto-extracted signal rx_move_cmd from
can_bus.memory_registers_ctr_pres	s_0 se 716 <u>0</u> q	4	memory_registers.vhd Auto-extracted signal ctr_pres_sel_q from
can_bus.operation_control_drv_ena	a 0x764	4	memory_registers.vhd Auto-extracted signal drv_ena from
can_bus.operation_control_go_to_c	offix768	4	operation_control.vhd Auto-extracted signal go_to_off from
can_bus.prescaler_drv_ena	0x76c	4	operation_control.vhd Auto-extracted signal drv_ena from
can_bus.prescaler_tseg1_nbt	0x770	4	prescaler.vhd Auto-extracted signal tseg1_nbt from
can_bus.prescaler_tseg2_nbt	0x774	4	prescaler.vhd Auto-extracted signal tseg2_nbt from
can_bus.prescaler_brp_nbt	0x778	4	prescaler.vhd Auto-extracted signal brp_nbt from
can_bus.prescaler_sjw_nbt	0x77c	4	prescaler.vhd Auto-extracted signal sjw_nbt from
can_bus.prescaler_tseg1_dbt	0x780	4	prescaler.vhd Auto-extracted signal tseg1_dbt from prescaler.vhd
can_bus.prescaler_tseg2_dbt	0x784	4	Auto-extracted signal tseg2_dbt from prescaler.vhd
can_bus.prescaler_brp_dbt	0x788	4	Auto-extracted signal brp_dbt from
can_bus.prescaler_sjw_dbt	0x78c	4	prescaler.vhd Auto-extracted signal sjw_dbt from
can_bus.prescaler_segment_end	0x790	4	prescaler.vhd Auto-extracted signal segment_end from prescaler.vhd

Name	Offset I	eng	tDescription
can_bus.prescaler_h_sync_valid	0x794	4	Auto-extracted signal h_sync_valid from prescaler.vhd
can_bus.prescaler_is_tseg1	0x798	4	Auto-extracted signal is_tseg1 from prescaler.vhd
can_bus.prescaler_is_tseg2	0x79c	4	Auto-extracted signal is_tseg2 from prescaler.vhd
can_bus.prescaler_resync_edge_val	1.i0±k7a0	4	Auto-extracted signal resync_edge_valid from prescaler.vhd
can_bus.prescaler_h_sync_edge_va	1.i0±1x7a4	4	Auto-extracted signal h_sync_edge_valid from prescaler.vhd
can_bus.prescaler_segm_counter_n	bt0x7a8	4	Auto-extracted signal segm_counter_nbt from prescaler.vhd
can_bus.prescaler_segm_counter_d	bt0x7ac	4	Auto-extracted signal segm_counter_dbt from prescaler.vhd
$can_bus. {\tt prescaler_exit_segm_req_i}$	nt0x7b0	4	Auto-extracted signal exit_segm_req_nbt from prescaler.vhd
$can_bus. {\tt prescaler_exit_segm_req_o}$	dt0x7b4	4	Auto-extracted signal exit_segm_req_dbt from prescaler.vhd
can_bus.prescaler_tq_edge_nbt	0x7b8	4	Auto-extracted signal tq_edge_nbt from prescaler.vhd
can_bus.prescaler_tq_edge_dbt	0x7bc	4	Auto-extracted signal tq_edge_dbt from prescaler.vhd
can_bus.prescaler_rx_trig_req	0x7c0	4	Auto-extracted signal rx_trig_req from prescaler.vhd
can_bus.prescaler_tx_trig_req	0x7c4	4	Auto-extracted signal tx_trig_req from prescaler.vhd
can_bus.prescaler_start_edge	0x7c8	4	Auto-extracted signal start_edge from prescaler.vhd

Name	OffsetLeng	thescription
can_bus.prescaler_bt_ctr_clear	0x7cc 4	Auto-extracted signal bt_ctr_clear from prescaler.vhd
can_bus.priority_decoder_10_valid	d 0x7d0 4	Auto-extracted signal l0_valid from priority_decoder.vhd
can_bus.priority_decoder_l1_valid	d 0x7d4 4	Auto-extracted signal l1_valid from priority_decoder.vhd
can_bus.priority_decoder_l1_winne	er0x7d8 4	Auto-extracted signal l1_winner from priority_decoder.vhd
can_bus.priority_decoder_12_valid	1 0x7dc 4	Auto-extracted signal l2_valid from priority_decoder.vhd
can_bus.priority_decoder_12_winne	er0x7e0 4	Auto-extracted signal l2_winner from
can_bus.priority_decoder_13_valid	1 0x7e4 4	priority_decoder.vhd Auto-extracted signal 13_valid from
can_bus.priority_decoder_13_winne	er0x7e8 4	priority_decoder.vhd Auto-extracted signal l3_winner from
can_bus.protocol_control_drv_can_	_flook_7eenca 4	priority_decoder.vhd Auto-extracted signal drv_can_fd_ena from
can_bus.protocol_control_drv_bus_	m() wn7_f@na4	protocol_control.vhd Auto-extracted signal drv_bus_mon_ena from
can_bus.protocol_control_drv_retr	r_Olxi7nf4ena4	protocol_control.vhd Auto-extracted signal drv_retr_lim_ena from
can_bus.protocol_control_drv_retr	<u>-</u> 05xh7f8 4	protocol_control.vhd Auto-extracted signal drv_retr_th from
can_bus.protocol_control_drv_self	_0xe/sft_en/a	protocol_control.vhd Auto-extracted signal drv_self_test_ena from
can_bus.protocol_control_drv_ack_	floratio 4	protocol_control.vhd Auto-extracted signal drv_ack_forb from protocol_control.vhd
		protocol_control.vnd

Name	OffsetLeng	tDescription
can_bus.protocol_control_drv_ena	0x804 4	Auto-extracted signal drv_ena from
can_bus.protocol_control_drv_fd_t	ytpe 808 4	protocol_control.vhd Auto-extracted signal drv_fd_type from protocol_control.vhd
can_bus.protocol_control_drv_int_	10xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	protocol_control.vhd en A uto-extracted signal
can_bus.protocol_control_drv_bus_	offx18_1mlese1t	drv_int_loopback_ena from protocol_control.vhd Auto-extracted signal drv_bus_off_reset from
can_bus.protocol_control_drv_ssp_	_d0ex18a1y4_se4Le	protocol_control.vhd ec A uto-extracted signal
can_bus.protocol_control_drv_pex	0x818 4	drv_ssp_delay_select from protocol_control.vhd Auto-extracted signal drv_pex from
can_bus.protocol_control_drv_cpex	xs0x81c 4	protocol_control.vhd Auto-extracted signal drv_cpexs from
can_bus.protocol_control_tran_wor	cd)x832Appeld	protocol_control.vhd Auto-extracted signal tran_word_swapped from
can_bus.protocol_control_err_frm_	_n0exoβ24 4	protocol_control.vhd Auto-extracted signal err_frm_req from protocol_control.vhd
can_bus.protocol_control_tx_load_	1621-1862 <u>8</u> 1d4	Auto-extracted signal tx_load_base_id from
can_bus.protocol_control_tx_load_	€0xt8 2ird 4	protocol_control.vhd Auto-extracted signal tx_load_ext_id from
can_bus.protocol_control_tx_load_	_d1bx830 4	protocol_control.vhd Auto-extracted signal tx_load_dlc from
can_bus.protocol_control_tx_load_	dana34wor4d	protocol_control.vhd Auto-extracted signal tx_load_data_word from
can_bus.protocol_control_tx_load_	strikkik_colun	protocol_control.vhd atAuto-extracted signal tx_load_stuff_count from protocol_control.vhd

Name	$Off set Lengt \hbox{$\mathbb{I}$} Description$
can_bus.protocol_control_tx_load_	$tx_load_crc\ from$
can_bus.protocol_control_tx_shift	$tx_shift_ena\ from$
can_bus.protocol_control_tx_domin	$tx_dominant from$
can_bus.protocol_control_rx_clear	rx_clear from
can_bus.protocol_control_rx_store	$rx_store_base_id$ from
can_bus.protocol_control_rx_store	$rx_store_ext_id$ from
can_bus.protocol_control_rx_store	$rx_store_ide from$
can_bus.protocol_control_rx_store	$rx_store_rtr\ from$
can_bus.protocol_control_rx_store	$rx_store_edl\ from$
can_bus.protocol_control_rx_store	$rx_store_dlc\ from$
can_bus.protocol_control_rx_store	protocol_control.vhd ObsSi64 4 Auto-extracted signal rx_store_esi from
can_bus.protocol_control_rx_store	protocol_control.vhd Obx868 4 Auto-extracted signal rx_store_brs from
can_bus.protocol_control_rx_store	protocol_control.vhd Ostatiff_countuto-extracted signal rx store stuff count
can_bus.protocol_control_rx_shift	from protocol_control.vh Auto-extracted signal rx_shift_ena from
	protocol_control.vhd

Name	OffsetLeng	tDescription
can_bus.protocol_control_rx_s	shift_0ixr8_7s4e14	Auto-extracted signal
		$rx_shift_in_sel$ from
		$protocol_control.vhd$
$can_bus.{\tt protocol_control_rec_}$	is_rt0x <u>8</u> i78 4	Auto-extracted signal
		$rec_is_rtr_i$ from
		$protocol_control.vhd$
$can_bus.protocol_control_rec_$	dlc_d0x87c 4	Auto-extracted signal
		rec_dlc_d from
		$protocol_control.vhd$
can_bus.protocol_control_rec_	dlc_qx880 4	Auto-extracted signal
		rec_dlc_q from
		$protocol_control.vhd$
can_bus.protocol_control_rec_	frame0 <u>xt8</u> pple_i4	Auto-extracted signal
		rec_frame_type_i from
		$protocol_control.vhd$
can_bus.protocol_control_ctrl	_ctr_0px1868ad 4	Auto-extracted signal
		ctrl_ctr_pload from
-		protocol_control.vhd
can_bus.protocol_control_ctrl	_ctr_0px1868ad_v4a.1	
		ctrl_ctr_pload_val from
		protocol_control.vhd
can_bus.protocol_control_ctrl	_ctr_@em&00 4	Auto-extracted signal
		ctrl_ctr_ena from
,	0 004 4	protocol_control.vhd
can_bus.protocol_control_ctrl	_ctr_0ze294 4	Auto-extracted signal
		ctrl_ctr_zero from
	. 0 000 4	protocol_control.vhd
can_bus.protocol_control_ctrl	_ctr_0 xx e98 4	Auto-extracted signal
		ctrl_ctr_one from
	000-14-	protocol_control.vhd
can_bus.protocol_control_ctrl	_countremontoyue	Auto-extracted signal
		ctrl_counted_byte from
	001-04-	protocol_control.vhd
can_bus.protocol_control_ctrl	_countreman_doyue_	
		ctrl_counted_byte_index
can bug mmetagel combined the	at n An On On Ai M	from protocol_control.vhd
can_bus.protocol_control_ctrl	_ctr_winesma_41.ndlex	
		ctrl_ctr_mem_index
oon bugmastaal santa-l	-1 -4-000 4	from protocol_control.vhd
can_bus.protocol_control_comp	ol_ctr0xema8 4	Auto-extracted signal
		compl_ctr_ena from
		$protocol_control.vhd$

Name	OffsetLeng	t Description
can_bus.protocol_contro	ol_reinteg_dbx8aclr4	Auto-extracted signal reinteg_ctr_clr from
can_bus.protocol_contro	ol_reinteg_dbx8]@hab4e	protocol_control.vhd Auto-extracted signal reinteg_ctr_enable from protocol_control.vhd
can_bus.protocol_contro	ol_reinteg_dbx8lækpi4re	edAuto-extracted signal reinteg_ctr_expired from
can_bus.protocol_contro	ol_retr_ctr_0x184x8r 4	protocol_control.vhd Auto-extracted signal retr_ctr_clear from
can_bus.protocol_contro	ol_retr_ctr_@accelor 4	protocol_control.vhd Auto-extracted signal retr_ctr_add from
can_bus.protocol_contro	ol_retr_limiftx_&re@achled	$retr_limit_reached\ from$
can_bus.protocol_contro	ol_form_err_@ix8c4 4	protocol_control.vhd Auto-extracted signal form_err_i from
can_bus.protocol_contro	pl_ack_err_i0x8c8 4	protocol_control.vhd Auto-extracted signal ack_err_i from
can_bus.protocol_contro	pl_crc_check0x8cc 4	protocol_control.vhd Auto-extracted signal crc_check from
can_bus.protocol_contro	ol_bit_err_ab\d0 4	protocol_control.vhd Auto-extracted signal bit_err_arb from
can_bus.protocol_contro	pl_crc_match0x8d4 4	protocol_control.vhd Auto-extracted signal crc_match from
can_bus.protocol_contro	ol_crc_err_i0x8d8 4	protocol_control.vhd Auto-extracted signal crc_err_i from
can_bus.protocol_contro	ol_crc_clear@maduch_4fl	protocol_control.vhd aatuto-extracted signal crc_clear_match_flag from protocol_control.vhd
can_bus.protocol_contro	ol_crc_src 0x8e0 4	Auto-extracted signal crc_src from protocol_control.vhd

Name	OffsetLeng	thescription
can_bus.protocol_control_err_pos	0x8e4 4	Auto-extracted signal
		err_pos from
		$protocol_control.vhd$
${\operatorname{can_bus.protocol_control_is_arbit}}$	nOextSie&n_i4	Auto-extracted signal
		is_arbitration_i from
		protocol_control.vhd
can_bus.protocol_control_bit_err_	ennante d	Auto-extracted signal
		bit_err_enable from
	_	protocol_control.vhd
can_bus.protocol_control_tx_data_	$\mathbf{n0bs8}\underline{\mathbf{f0}}$ 4	Auto-extracted signal
		tx_data_nbs_i from
_		protocol_control.vhd
can_bus.protocol_control_rx_crc	0x8f4 4	Auto-extracted signal
		rx_crc from
		protocol_control.vhd
can_bus.protocol_control_rx_stuff	_0xx8f8st 4	Auto-extracted signal
		rx_stuff_count from
		protocol_control.vhd
can_bus.protocol_control_fixed_st	$\mathbf{u0fx}\mathbf{f8}\mathbf{fc}$ 4	Auto-extracted signal
		fixed_stuff_i from
		protocol_control.vhd
$\operatorname{can_bus.protocol_control_arbitrat}$	il <i>b</i> n19 <u>(I</u> Lbst1_i	
		arbitration_lost_i from
1	·0 7010.4 4	protocol_control.vhd
can_bus.protocol_control_alc_id_f	iOex19d04 4	Auto-extracted signal
		alc_id_field from
1	0.000 4	protocol_control.vhd
can_bus.protocol_control_drv_rom_	e0na908 4	Auto-extracted signal
		drv_rom_ena from
con bus muchael control for that	-0001	protocol_control.vhd
can_bus.protocol_control_fsm_stat	en⊼zaefic ce⊧	Auto-extracted signal state_reg_ce from
		protocol_control_fsm.vhd
can_bus.protocol_control_fsm_no_d	altarell Helica melam	
can_bus.protocor_control_rsm_no_u	awajiw aman	no data transmitter
		from
		protocol_control_fsm.vhd
can_bus.protocol_control_fsm_no_d	aftxan hale cedi si	-
	WWTER COH A	no_data_receiver from
		protocol_control_fsm.vhd
can bus.protocol_control_fsm_no_d	aftxa01f&i≏1/H	Auto-extracted signal
	······	no_data_field from
		protocol_control_fsm.vhd
		protocoi_controi_ism.viid

Name Offset Leng	thescription
can_bus.protocol_control_fsm_ctrl_0xt9rl_cplotac	$\operatorname{ctrl_ctr_pload_i}$ from
can_bus.protocol_control_fsm_ctrl_0x920ploac	protocol_control_fsm.vhd Antd-rgst dacted signal ctrl_ctr_pload_unaliged from
can_bus.protocol_control_fsm_crc_use9221 4	protocol_control_fsm.vhd Auto-extracted signal crc_use_21 from
can_bus.protocol_control_fsm_crc_use9_287 4	protocol_control_fsm.vhd Auto-extracted signal crc_use_17 from
can_bus.protocol_control_fsm_crc_src92ic 4	protocol_control_fsm.vhd Auto-extracted signal crc_src_i from
can_bus.protocol_control_fsm_crc_length_i4	protocol_control_fsm.vhd Auto-extracted signal crc_length_i from
can_bus.protocol_control_fsm_tran_0%264_leshg	protocol_control_fsm.vhd gtAuto-extracted signal tran_data_length from
can_bus.protocol_control_fsm_rec_dat938_enegt	rec_data_length from
can_bus.protocol_control_fsm_rec_dat936clengt	$rec_data_length_c$ from
can_bus.protocol_control_fsm_data_Obehteth_4c	protocol_control_fsm.vhd Auto-extracted signal data_length_c from protocol_control_fsm.vhd
can_bus.protocol_control_fsm_data_0renteth_4sh	$\frac{data_length_shifted_c}{from}$
can_bus.protocol_control_fsm_data_(beht@th_4bi	data_length_bits_c from
can_bus.protocol_control_fsm_is_fd)x9rame 4	protocol_control_fsm.vhd Auto-extracted signal is_fd_frame from protocol_control_fsm.vhd
can_bus.protocol_control_fsm_frame@x9tart 4	protocol_control_fsm.vhd Auto-extracted signal frame_start from protocol_control_fsm.vhd
	protocor_control_isin.viid

Name Offset Lengt	Offset Lengt Description	
can_bus.protocol_control_fsm_tx_fr@an@5_4realdy	9	
	$tx_frame_ready from$	
	protocol_control_fsm.vhd	
$can_bus. \verb protocol_control_fsm_ide_ids_2666 thrateger the second of the second o$		
	ide_is_arbitration from	
	protocol_control_fsm.vhd	
$can_bus. \verb protocol_control_fsm_arbitle + \verb fin_4 + o fin_5 +$		
	bitration_lost_condition	
	from	
	protocol_control_fsm.vhd	
$can_bus.protocol_control_fsm_arbitOra \cite{tibn} \c$		
	arbitration_lost_i from	
	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_tx_falix1964 4	Auto-extracted signal	
	tx_failed from	
	protocol_control_fsm.vhd	
$can_bus.protocol_control_fsm_store0\underline{x}neotadata$		
	$store_metadata_d\ from$	
	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_store@x@ca_d4	Auto-extracted signal	
	store_data_d from	
	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_rec_vaxQ70_d 4	Auto-extracted signal	
	rec_valid_d from	
	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_rec_abd774_d4	Auto-extracted signal	
	rec_abort_d from	
	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_go_td_x975pen4d	Auto-extracted signal	
	go_to_suspend from	
	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_go_td)xst/uff_4con		
	go_to_stuff_count from	
1	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_rx_st0xx98_0base_:	_	
	rx_store_base_id_i from	
1	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_rx_st0x984ext4_ic		
	rx_store_ext_id_i from	
1	protocol_control_fsm.vhd	
can_bus.protocol_control_fsm_rx_st0x988ide4_i	9	
	rx_store_ide_i from	
	protocol_control_fsm.vhd	

Name	OffsetLeng	thescription
can_bus.protocol_con	trol_fsm_rx_st0xx98_crtr4_i	Auto-extracted signal
		$rx_store_rtr_i from$
		protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_rx_st0 x9 9_0ed14_i	
		rx_store_edl_i from
		protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_rx_st0 x29 94dld_i	
		rx_store_dlc_i from
		protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_rx_st 0x29 _&esi4_i	
		rx_store_esi_i from
		protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_rx_st 0x29 _dbrs4_i	
		rx_store_brs_i from
,		protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_rx_st0x9a_0stufff	_
		rx_store_stuff_count_i
		from
, -		protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_rx_cl@sa@ra4i 4	Auto-extracted signal
		rx_clear_i from
1	. 7.6 . 7.0.010 4.	protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_tx_ldaxd@abase4_i	
		tx_load_base_id_i from
1		protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_tx_ldaxd@aext_4id	
		tx_load_ext_id_i from
1	+7	protocol_control_fsm.vhd
can_bus.protocol_con	trol_fsm_tx_loaxdololc_4i	Auto-extracted signal
		tx_load_dlc_i from protocol_control_fsm.vhd
ann buanneteasl asn	trol_fsm_tx_ldaxd)lollatal_v	
can_bus.protocot_con	cror_ism_cx_roaco_omaca_v	tx_load_data_word_i
		from
		protocol control fsm.vhd
ann buanneteasl asn	trol for to lordbotuff	
can_bus.protoco1_con	trol_fsm_tx_ldad_latuff_	_
		tx_load_stuff_count_i
		from
an huannataral	trol fam ty landbar 4	protocol_control_fsm.vhd
can_bus.protocor_con	trol_fsm_tx_ldatd_barc_4i	Auto-extracted signal tx_load_crc_i from
		protocol_control_fsm.vhd

Name	Offset Lengt Description
can_bus.protocol_control_fsm_tx_s	shintaclenali Auto-extracted signal tx_shift_ena_i from protocol control fsm.vhd
can_bus.protocol_control_fsm_form	n_@ex9rc4i 4 Auto-extracted signal form_err_i from
can_bus.protocol_control_fsm_ack_	protocol_control_fsm.vhd Auto-extracted signal ack_err_i from
can_bus.protocol_control_fsm_ack_	protocol_control_fsm.vhd Auto-extracted signal ack_err_flag from
can_bus.protocol_control_fsm_ack_	protocol_control_fsm.vhd @hx9dflagi_clauto-extracted signal ack_err_flag_clr from
can_bus.protocol_control_fsm_crc_	protocol_control_fsm.vhd Auto-extracted signal crc_err_i from
can_bus.protocol_control_fsm_bit_	protocol_control_fsm.vhd Auto-extracted signal bit_err_arb_i from
can_bus.protocol_control_fsm_sp_c	$protocol_control_fsm.vhd$
can_bus.protocol_control_fsm_sp_c	$rac{ ext{from}}{ ext{protocol_control_fsm.vhd}}$
can_bus.protocol_control_fsm_swit	$protocol_control_fsm.vhd$
can_bus.protocol_control_fsm_sp_c	protocol_control_fsm.vhd control_cle Auto-extracted signal sp_control_ce from
can_bus.protocol_control_fsm_sp_c	protocol_control_fsm.vhd continect_d4 Auto-extracted signal sp_control_d from
can_bus.protocol_control_fsm_sp_c	protocol_control_fsm.vhd cont9f01_q_i Auto-extracted signal sp_control_q_i from
can_bus.protocol_control_fsm_ssp_	$protocol_control_fsm.vhd$

Name	OffsetLengt	Description
can_bus.protocol_contro	ol_fsm_sync_0x0ff8ro14_d	Auto-extracted signal
		sync_control_d from
		protocol_control_fsm.vhd
can_bus.protocol_contro	ol_fsm_sync_0x0ftro14_q	Auto-extracted signal
		sync_control_q from
		protocol_control_fsm.vhd
can_bus.protocol_contro	ol_fsm_perfdxxa_00syn4c	Auto-extracted signal
		perform_hsync from
		protocol_control_fsm.vhd
$\operatorname{can_bus.protocol_control}$	ol_fsm_primarya_0err_4i	Auto-extracted signal
		primary_err_i from
		protocol_control_fsm.vhd
${\operatorname{can_bus.protocol_control}}$	ol_fsm_err_dædadns_la4te	_Auto-extracted signal
		err_delim_late_i from
		protocol_control_fsm.vhd
$\operatorname{can_bus.protocol_control}$	ol_fsm_set_e0xxa0acti4ve	
		set_err_active_i from
		protocol_control_fsm.vhd
$\operatorname{can_bus.protocol_control}$	ol_fsm_set_t0xands0mit4te:	
		$set_transmitter_i$ from
		protocol_control_fsm.vhd
can_bus.protocol_contro	ol_fsm_set_r@cceli/ver4_i	
		set_receiver_i from
		$protocol_control_fsm.vhd$
can_bus.protocol_contro	ol_fsm_set_i0Ma <u>el8</u> i 4	Auto-extracted signal
		set_idle_i from
		protocol_control_fsm.vhd
can_bus.protocol_contro	ol_fsm_first <u>0</u> x end c_delli	
		first_err_delim_d from
		protocol_control_fsm.vhd
$\operatorname{can_bus.protocol_control}$	ol_fsm_first0 <u>x</u> en26_de1li	- -
		first_err_delim_q from
		$protocol_control_fsm.vhd$
$\operatorname{can_bus.protocol_control}$	ol_fsm_stuff@ xen2d ble4_s	
		stuff_enable_set from
		protocol_control_fsm.vhd
can_bus.protocol_contro	ol_fsm_stuff0 <u>xen2a</u> ble4_c	
		stuff_enable_clear from
		protocol_control_fsm.vhd
can_bus.protocol_contro	ol_fsm_destufxfa2ænab4le	_
		destuff_enable_set from
		protocol_control_fsm.vhd

Name	Offset Lengt Description	
can_bus.protocol	_control_fsm_destubble	_
		destuff_enable_clear from
		protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_bit_eDxa_3disabl	
		bit_err_disable from
1		protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_bit_enxa3%isabl	
		bit_err_disable_receiver
		from
1		protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_sof_phrkse_i 4	Auto-extracted signal
		sof_pulse_i from
oon hug		protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_compl0_xath0_en4a_	
		compl_ctr_ena_i from
1		protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_tick_@strettle_rleg	
		tick_state_reg from
oon hug		protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_br_shlixfatled_i4	Auto-extracted signal
		br_shifted_i from
ean bug nmatagal	control fam is a Printhertiler	protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_is_arOxiatAratiAor	is_arbitration_i from
ean bug nmatagal	control for one draw One de	protocol_control_fsm.vhd
can_bus.protocor	_control_fsm_crc_spec5@enabl	crc_spec_enable_i from
		_
oon bug	anning from land Greet and a	protocol_control_fsm.vhd
can_bus.protocol	_control_fsm_load_dixmi5t4_velct	
		load_init_vect_i from
ean bug nmatagal	control for dry 1975 50ff And	protocol_control_fsm.vhd
can_bus.protocor	_control_fsm_drv_bbsa_58ff_4re	drv_bus_off_reset_q
		from
		protocol control fsm.vhd
een bug protocol	control fam rotr Outro	
can_bus.protocor	_control_fsm_retr_0xtan5_ccledar	retr ctr clear i from
		protocol_control_fsm.vhd
can his protocol	_control_fsm_retr_0xtan60add4_i	-
can_bus.prococor	_courtor_rpm_recr_dwww.grdgf_r	retr ctr add i from
		protocol_control_fsm.vhd
can his protocol	_control_fsm_decrementd_rek_	
can_bus.prococot	_concrot_rsm_decrementer_reg_	decrement_rec_i from
		protocol_control_fsm.vhd
		protocor_control_isiii.viid

can_bus.protocol_control_fsm_retr_(btaf)&add_blAcko-extracted signal retr_ctr_add_block from protocol_control_fsm.vhd can_bus.protocol_control_fsm_retr_(btaf)cadd_blAck_cak_racted signal retr_ctr_add_block_clr from protocol_control_fsm.whd can_bus.protocol_control_fsm_block()\tank_tak_to_extracted signal block_txtb_unlock from protocol_control_fsm_tx_frftame_ino_sof_dfrom protocol_control_fsm.whd can_bus.protocol_control_fsm_tx_frftame_ino_sof_dfo-extracted signal tx_frame_no_sof_d from protocol_control_fsm.whd can_bus.protocol_control_fsm_tx_frftame_ino_sof_q from protocol_control_fsm.whd can_bus.protocol_control_fsm_ctrl_0xignal_dupdAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.whd can_bus.protocol_control_fsm_ctrl_0xignal_frstAfig-extracted signal clr_bus_off_rst_fig from protocol_control_fsm.whd can_bus.protocol_control_fsm_pex_dnafilf_ehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_pex_dnafilf_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_rx_ddbanafubs_dpreatuto-extracted signal pex_on_res_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_pex_0x_axes_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_pex_0x_axes_ehabAeto-extracted signal pex_set from protocol_control_fsm.whd can_bus.protocol_control_fsm_tran_0x_axes_ex_from protocol_control_fsm.whd can_bus.protocol_control_fsm_tran_0x_axes_ex_from protocol_control_fsm.whd can_bus.protocol_control_fsm_tran_0x_axes_ex_from protocol_control_fsm.whd can_bus.protocol_control_fsm.whd can_bus.protocol_control_fsm	Name	$Off set Lengt {\rm I\! Description}$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_retr_Ottnfcadd_blAuko_ckktracted signal retr_ctr_add_block_clr from protocol_control_fsm.whd can_bus.protocol_control_fsm_block();txt(b_uhlokkto-extracted signal block_txtb_unlock from protocol_control_fsm.whd can_bus.protocol_control_fsm_tx_fr(httne)_fno_4sofAuto-extracted signal tx_frame_no_sof_d from protocol_control_fsm.whd can_bus.protocol_control_fsm_tx_fr(httne)_fno_4sofAuto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.whd can_bus.protocol_control_fsm_ctrl_(signal_4updAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.whd can_bus.protocol_control_fsm_clr_t0tsa(ff_4rstAfilg_extracted signal clr_bus_off_rst_flg from protocol_control_fsm.whd can_bus.protocol_control_fsm_pex_0txa(ff_fehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_rx_da(bau(hts)_4preAuto-extracted signal pex_on_res_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_pexs_0txa(ff_fenabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_pexs_0txa(ff_fenabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.whd can_bus.protocol_control_fsm_pexs_0txa(ff_fenable) protocol_control_fsm.whd can_bus.protocol_control_fsm_tran_ffxx(ff_fenable) protocol_control_fsm.whd can_bus.protocol_control_fsm_tran_ffxx(ff_fenable) protocol_control_fsm.whd can_bus.protocol_control_fsm_tran_ffxx(ff_fenable) protocol_control_fsm.whd can_bus.protocol_control_fsm_tran_ffxx(ff_fenable) protocol_control_fsm.whd	can_bus.protocol_control_fsm_retr_0xm62add4_blAdko-extracted signal	
can_bus.protocol_control_fsm_retr_ObtaGadd_blAuko_cektracted signal retr_ctr_add_block_clr from protocol_control_fsm.vhd can_bus.protocol_control_fsm_block_btaGtb_uhloAkto-extracted signal block_txtb_umlock from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_fr@ame_4no_4sof_Auto-extracted signal tx_frame_no_sof_d from protocol_control_fsm_tx_fr@ame_3no_4sof_Auto-extracted signal tx_frame_no_sof_q from protocol_control_fsm_tx_fr@ame_3no_4sof_Auto-extracted signal ctr_signal_upd from protocol_control_fsm_ctrl_0signal_4updAuto-extracted signal ctrl_signal_upd from protocol_control_fsm_clr_0bsa_0ff_4rst_Afig_extracted signal clr_bus_off_rst_flg from protocol_control_fsm_pex_0bxa_0ff_4rst_Afig_extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_0bxa_0ff_seababauto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaa_0ff_seauto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0ff_0ff_seauto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0ff_0ff_seauto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fframe_type_ifform protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fframe_type_ifform protocol_control_fsm.vhd		$\operatorname{retr_ctr_add_block}$ from
retr_ctr_add_block_clr from protocol_control_fsm.vhd can_bus.protocol_control_fsm_block@vir%b_uhloAinto-extracted signal block_txtb_unlock from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_fr@mas_4no_4sof_Adto-extracted signal tx_frame_no_sof_d from protocol_control_fsm_tx_fr@mas_8no_4sof_Aqto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_@sigmal_4npdAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_busie@ff_4rst_Afilg-extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa@if_enabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa@is_enabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaa@ibs_4preatuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0sat90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fwadme_type_Aito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		$protocol_control_fsm.vhd$
from protocol_control_fsm.vhd can_bus.protocol_control_fsm_block!\(\)\tax\(Vb_uhlokhito-extracted signal block_txtb_unlock from protocol_control_fsm_tx_fr@me7_4no_4sof_Adito-extracted signal tx_frame_no_sof_d from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_fr@me7_8no_4sof_Aqito-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_@sigmal_4hpdAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_bus_80ff_4rst_Afig_extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dna_80ff_4rst_Afig_extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dna_80fs_enabAqito-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_ddbag&ubs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_@saigo_4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fxedme_type_dito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fxedme_type_dito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd	can_bus.protocol	_control_fsm_retr_0xam6cadd4_blAnko-ekutracted signal
protocol_control_fsm.vhd can_bus.protocol_control_fsm_block@ytan@b_uhloAnto-extracted signal		$\operatorname{retr_ctr_add_block_clr}$
bus.protocol_control_fsm_block@yxx76b_uhloakhto-extracted signal block_txtb_unlock from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame_4ho_4sofAatto-extracted signal tx_frame_no_sof_d from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame_8ho_4sofAqto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_@signal_4updAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_bhss_80ff_4rstAfilg_extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dhxaf8f_ehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dhxaf8s_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaa8ubs_4preakuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_@set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_@fxafme_type_hito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		from
block_txtb_unlock from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame_4no_4sofAdto-extracted signal tx_frame_no_sof_d from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame_8no_4sofAqto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_0signal_4updAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_bins_80ff_4rstAfilg_extracted signal clr_bus_off_rst_fig from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_0nx_fflf_ehabAuto-extracted signal pex_on_fdf_enable from protocol_control_fsm_vhd can_bus.protocol_control_fsm_pex_0nx_fflf_ehabAuto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_ddbag8ubs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_0fsrame_type_ifrom protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_0fsrame_type_ifrom protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_0fsrame_type_ifrom protocol_control_fsm.vhd can_bus.protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_0fsrame_type_ifrom protocol_control_fsm.vhd		$protocol_control_fsm.vhd$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame_4no_sof_4nto-extracted signal	can_bus.protocol	_control_fsm_block0_xtax70b_uhloAurto-extracted signal
tx_frame_no_sof_d from protocol_control_fsm_tx_frame_4no_4sof_Adto-extracted signal tx_frame_no_sof_d from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame_8no_4sof_Aqto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_fsignal_4npdAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_binsa_80ff_4rst_Afilg-extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_0insa_80ff_ehab_Aeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_0insa_80fs_ehab_Aeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaa_80bs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fsmed_type_Ainto-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		$block_txtb_unlock$ from
tx_frame_no_sof_d from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame7&no_4sofAqto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_6xigmal_4npdAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_binsa&ff_4rstAfilg-extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa&filf_ehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa&s_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaa&nbs_4preAtuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_6xet90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fxme_typeAito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		$protocol_control_fsm.vhd$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_tx_frame78no_4sofAqto-extracted signal	can_bus.protocol	_control_fsm_tx_fr@xxxe74no_4sofAdto-extracted signal
tx_frame_no_sof_q from protocol_control_fsm_tx_frame?ano_sofAqto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_@signal_4updAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_bnsa@ff_4rstAfilg-extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dnsa@ff_enabAuto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dnsa@s_enabAuto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_ddbaa@ubs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_@set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fsmetype_ifrom protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fsmetype_ifrom protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fsmetype_ifrom protocol_control_fsm.vhd		tx_frame_no_sof_d from
tx_frame_no_sof_q from protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_@xiximal_4npdAuto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_busa@ff_4rstAfile_extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_diximal_fehabAuto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa@s_ehabAuto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_ddbaa@ubs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_@set90		$protocol_control_fsm.vhd$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_ctrl_@signal_4updAuto-extracted signal	can_bus.protocol	_control_fsm_tx_fr@mm=78no_4sofAqto-extracted signal
can_bus.protocol_control_fsm_ctrl_(signal_4pdAuto-extracted signal_ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_busa@ff_4rstAfilg_extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa@if_ehabAuto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa@is_ehabAuto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_ddbaa@ibs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_frame_type_i from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_frame_type_i from protocol_control_fsm.vhd		tx_frame_no_sof_q from
ctrl_signal_upd from protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_busa@ff_4rstAfilg-extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa@ff_ehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixa@s_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_ddbaa@ibs_4preAtuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_@set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fxeame_type_i from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fxeame_type_i from protocol_control_fsm.vhd		$protocol_control_fsm.vhd$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_clr_busa80ff_4rstAfilg-extracted signal	can_bus.protocol	_control_fsm_ctrl_0signal_4updAuto-extracted signal
can_bus.protocol_control_fsm_clr_binsa80ff_4rstAfilg-extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dina82s_ehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dina82s_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaa8abs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0seat90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fixeane_typeAito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		$\operatorname{ctrl_signal_upd}$ from
clr_bus_off_rst_flg from protocol_control_fsm.pex_dnafelf_ehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.pex_dnafels_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dafeas_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dafeas_ehabAeto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_gent90		$protocol_control_fsm.vhd$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixatelf_ehabAuto-extracted signal	can_bus.protocol	_control_fsm_clr_bbsa_80ff_4rstAfilg-extracted signal
can_bus.protocol_control_fsm_pex_dnxafelf_ehabAeto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dnxafels_ehabAeto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaenbs_4preAtuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_(set9) 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_(fxrafele_typeAito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		clr_bus_off_rst_flg from
pex_on_fdf_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dixates_enabAuto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dataa_subs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_(set90		$protocol_control_fsm.vhd$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_pex_dnances_enable_trom	can_bus.protocol	_control_fsm_pex_dhxafdf_ehabAeto-extracted signal
can_bus.protocol_control_fsm_pex_dna@s_ehabAuto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_dabaa@ubs_4preAuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_0set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_0seame_typeAito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		pex_on_fdf_enable from
pex_on_res_enable from protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_ddbag@nbs_4preAtuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_@set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_@fxame_typeAito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		
protocol_control_fsm.vhd can_bus.protocol_control_fsm_rx_data_nbs_prev from	can_bus.protocol	_control_fsm_pex_dnxaces_enabAuto-extracted signal
can_bus.protocol_control_fsm_rx_dataa_8ubs_4preAtuto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_(set9) 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_(fxraMe_ttypeAito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		pex_on_res_enable from
rx_data_nbs_prev from protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_(set90		$protocol_control_fsm.vhd$
protocol_control_fsm.vhd can_bus.protocol_control_fsm_pexs_(set9) 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_(frame_type_Airto-extracted signal tran_frame_type_i from protocol_control_fsm.vhd	can_bus.protocol	
can_bus.protocol_control_fsm_pexs_(set90 4 Auto-extracted signal pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_(fxx2mle_ttypeAinto-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		$rx_data_nbs_prev from$
pexs_set from protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fxxxme_ttypeAito-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		
protocol_control_fsm.vhd can_bus.protocol_control_fsm_tran_fxmme_ttypeAinto-extracted signal tran_frame_type_i from protocol_control_fsm.vhd	can_bus.protocol	_control_fsm_pexs_0set90 4 Auto-extracted signal
can_bus.protocol_control_fsm_tran_fxme_typeAinto-extracted signal tran_frame_type_i from protocol_control_fsm.vhd		_
tran_frame_type_i from protocol_control_fsm.vhd		·
protocol_control_fsm.vhd	can_bus.protocol	_control_fsm_tran_fxranhe_thypeAinto-extracted signal
-		tran_frame_type_i from
1		$protocol_control_fsm.vhd$
•	can_bus.protocol	
$txtb_clk_en_d$ from		
protocol_control_fsm.vhd		
can_bus.protocol_control_fsm_txtb_0x220_cen_4q Auto-extracted signal	$\operatorname{can_bus.protocol}$	
$txtb_clk_en_q$ from		
protocol_control_fsm.vhd		protocol_control_fsm.vhd

Name	Offset I	eng	thescription
can_bus.reintegration_counter_rei	nt eg ot	tr4_c	reinteg_ctr_ce from
can_bus.retransmitt_counter_retr_	dtxra <u>a</u> de	4	reintegration_counter.vhd Auto-extracted signal retr_ctr_ce from retransmitt_counter.vhd
can_bus.rst_sync_rff	0xaa8	4	Auto-extracted signal rff from rst_sync.vhd
can_bus.rx_buffer_drv_erase_rx	0xaac	4	Auto-extracted signal drv_erase_rx from rx buffer.vhd
can_bus.rx_buffer_drv_read_start	0xab0	4	Auto-extracted signal drv_read_start from rx_buffer.vhd
can_bus.rx_buffer_drv_clr_ovr	0xab4	4	Auto-extracted signal drv_clr_ovr from rx_buffer.vhd
can_bus.rx_buffer_drv_rtsopt	0xab8	4	Auto-extracted signal drv_rtsopt from rx_buffer.vhd
$can_bus.rx_buffer_read_pointer$	0xabc	4	Auto-extracted signal read_pointer from rx buffer.vhd
$can_bus.rx_buffer_read_pointer_in$	id <u>)</u> x l ac0	4	Auto-extracted signal read_pointer_inc_1 from rx_buffer.vhd
can_bus.rx_buffer_write_pointer	0xac4	4	Auto-extracted signal write_pointer from rx_buffer.vhd
can_bus.rx_buffer_write_pointer_r	ankac8	4	Auto-extracted signal write_pointer_raw from rx_buffer.vhd
can_bus.rx_buffer_write_pointer_t	s0xacc	4	Auto-extracted signal write_pointer_ts from rx_buffer.vhd
can_bus.rx_buffer_rx_mem_free_i	0xad0	4	Auto-extracted signal rx_mem_free_i from rx_buffer.vhd
$can_bus.rx_buffer_memory_write_da$	ut@axad4	4	Auto-extracted signal memory_write_data from rx buffer.vhd
$can_bus.rx_buffer_data_overrun_fl$.g0xad8	4	Auto-extracted signal data_overrun_flg from rx_buffer.vhd

Name	OffsetI	Leng	thescription
can_bus.rx_buffer_data_overrun_i	0xadc	4	Auto-extracted signal data_overrun_i from rx_buffer.vhd
can_bus.rx_buffer_overrun_conditi	.dhxae0	4	Auto-extracted signal overrun_condition from rx_buffer.vhd
can_bus.rx_buffer_rx_empty_i	0xae4	4	Auto-extracted signal rx_empty_i from rx_buffer.vhd
can_bus.rx_buffer_is_free_word	0xae8	4	Auto-extracted signal is_free_word from rx buffer.vhd
can_bus.rx_buffer_commit_rx_frame	e 0xaec	4	Auto-extracted signal commit_rx_frame from rx_buffer.vhd
can_bus.rx_buffer_commit_overrun_	albonfo	4	Auto-extracted signal commit_overrun_abort from rx_buffer.vhd
$can_bus.rx_buffer_read_increment$	0xaf4	4	Auto-extracted signal read_increment from rx_buffer.vhd
${\rm can_bus.rx_buffer_write_raw_OK}$	0xaf8	4	Auto-extracted signal write_raw_OK from rx_buffer.vhd
can_bus.rx_buffer_write_raw_inten	nt0xafc	4	Auto-extracted signal write_raw_intent from rx_buffer.vhd
can_bus.rx_buffer_write_ts	0xb00	4	Auto-extracted signal write_ts from rx buffer.vhd
can_bus.rx_buffer_stored_ts	0xb04	4	Auto-extracted signal stored_ts from rx_buffer.vhd
can_bus.rx_buffer_data_selector	0xb08	4	Auto-extracted signal data_selector from rx_buffer.vhd
can_bus.rx_buffer_store_ts_wr_ptr	0xb0c	4	Auto-extracted signal store_ts_wr_ptr from rx_buffer.vhd
can_bus.rx_buffer_inc_ts_wr_ptr	0xb10	4	Auto-extracted signal inc_ts_wr_ptr from rx_buffer.vhd

Name	Offset I	Leng	t Description
can_bus.rx_buffer_reset_overrun_	f10asg b14	4	Auto-extracted signal reset_overrun_flag from rx_buffer.vhd
can_bus.rx_buffer_frame_form_w	0xb18	4	Auto-extracted signal frame_form_w from rx buffer.vhd
$can_bus.{\tt rx_buffer_timestamp_capt}$	ur@exb1c	4	Auto-extracted signal timestamp_capture from rx_buffer.vhd
${\tt can_bus.rx_buffer_timestamp_capt}$	ur@ex_bc2e0	4	Auto-extracted signal timestamp_capture_ce from rx_buffer.vhd
can_bus.rx_buffer_RAM_write	0xb24	4	Auto-extracted signal RAM_write from rx_buffer.vhd
can_bus.rx_buffer_RAM_data_out	0xb28	4	Auto-extracted signal RAM_data_out from rx_buffer.vhd
$can_bus.{\tt rx_buffer_RAM_write_addr}$	restaxb2c	4	Auto-extracted signal RAM_write_address from rx_buffer.vhd
$can_bus. {\tt rx_buffer_RAM_read_addre}$	ss0xb30	4	Auto-extracted signal RAM_read_address from rx_buffer.vhd
can_bus.rx_buffer_rx_buf_res_n_d	0xb34	4	Auto-extracted signal rx_buf_res_n_d from rx_buffer.vhd
can_bus.rx_buffer_rx_buf_res_n_q	0xb38	4	Auto-extracted signal rx_buf_res_n_q from rx_buffer.vhd
can_bus.rx_buffer_rx_buf_res_n_q	_ s0cabn 3c	4	Auto-extracted signal rx_buf_res_n_q_scan from rx_buffer.vhd
can_bus.rx_buffer_rx_buf_ram_clk	⊆e0n xb40	4	Auto-extracted signal rx_buf_ram_clk_en from rx_buffer.vhd
can_bus.rx_buffer_clk_ram	0xb44	4	Auto-extracted signal clk_ram from rx buffer.vhd
can_bus.rx_buffer_fsm_rx_fsm_ce	0xb48	4	Auto-extracted signal rx_fsm_ce from rx_buffer_fsm.vhd

Name	Offset L	eng	th Description
can_bus.rx_buffer_fsm_cmd_join	0xb4c	4	Auto-extracted signal cmd_join from rx buffer fsm.vhd
can_bus.rx_buffer_pointers_write	e_p0xiln5t0e1	r_4ra	
$\operatorname{can_bus.rx_buffer_pointers_write}$	e_p@oxiln5t/en	_4ts	-
can_bus.rx_buffer_ram_port_a_add	lre@ssb <u>5</u> 58	4	Auto-extracted signal port_a_address_i from rx_buffer_ram.vhd
can_bus.rx_buffer_ram_port_a_wri		4	Auto-extracted signal port_a_write_i from rx_buffer_ram.vhd
can_bus.rx_buffer_ram_port_a_dat		4	Auto-extracted signal port_a_data_in_i from rx_buffer_ram.vhd
can_bus.rx_buffer_ram_port_b_add		4	Auto-extracted signal port_b_address_i from rx_buffer_ram.vhd
can_bus.rx_buffer_ram_port_b_dat	a_Oovlt6_8i	4	Auto-extracted signal port_b_data_out_i from rx_buffer_ram.vhd
can_bus.rx_buffer_ram_tst_ena	0xb6c	4	Auto-extracted signal tst_ena from rx_buffer_ram.vhd
can_bus.rx_buffer_ram_tst_addr	0xb70	4	Auto-extracted signal tst_addr from rx_buffer_ram.vhd
can_bus.rx_shift_reg_res_n_i_d	0xb74	4	Auto-extracted signal res_n_i_d from rx_shift_reg.vhd
can_bus.rx_shift_reg_res_n_i_q	0xb78	4	Auto-extracted signal res_n_i_q from rx_shift_reg.vhd
can_bus.rx_shift_reg_res_n_i_q_s	sca0axb7c	4	Auto-extracted signal res_n_i_q_scan from rx_shift_reg.vhd
can_bus.rx_shift_reg_rx_shift_re	eg_0qxb80	4	Auto-extracted signal rx_shift_reg_q from rx_shift_reg.vhd

Name	Offset I	Leng	gtDescription
can_bus.rx_shift_reg_rx_sh	ift_cmd 0xb84	4	Auto-extracted signal
			rx_shift_cmd from
			$rx_shift_reg.vhd$
can_bus.rx_shift_reg_rx_sh	ift_in_s@edb_&&e	nuke	edAuto-extracted signal
			rx_shift_in_sel_demuxed
			$from rx_shift_reg.vhd$
can_bus.rx_shift_reg_rec_is	s_rtr_i 0xb8c	4	Auto-extracted signal
			$rec_is_rtr_i from$
			$rx_shift_reg.vhd$
can_bus.rx_shift_reg_rec_fr	rame_typ@ex_bi90	4	Auto-extracted signal
	- -		rec_frame_type_i from
			rx_shift_reg.vhd
can_bus.sample_mux_sample	0xb94	4	Auto-extracted signal
			sample from
			sample_mux.vhd
can_bus.sample_mux_prev_sar	mple d $0 \times b98$	4	Auto-extracted signal
	-		prev_sample_d from
			sample_mux.vhd
can_bus.sample_mux_prev_sam	mple a $0 \times b9c$	4	Auto-extracted signal
			prev_sample_q from
			sample_mux.vhd
can_bus.segment_end_detector	or rea iOnschoot()	4	Auto-extracted signal
auau		-	req_input from seg-
			ment_end_detector.vhd
can_bus.segment_end_detector	or seom Oevrhola Aro	ചെ വ	
can_bas.begmens_ena_aeseese	or _pogm_œmæ_r	°4 <u>-</u> `	segm_end_req_capt_d
			from seg-
			ment_end_detector.vhd
can_bus.segment_end_detecto	or seam Operlate Sci	ad (
can_bus.segment_end_detector	or _segm_œmma_cr	eq <u>r</u>	segm_end_req_capt_q
			from seg-
			ment_end_detector.vhd
can_bus.segment_end_detector	or som Oudstan	o a1 .	
can_bus.segment_end_detector	or segminerimen	eq <u>r</u>	segm_end_req_capt_ce
			from seg-
			ment_end_detector.vhd
1	0-11-0-	4	
can_bus.segment_end_detector	or_segm_ @na our	ed=_c	
			segm_end_req_capt_clr
			from seg-
1	0.14.4	4	ment_end_detector.vhd
$\operatorname{can_bus.segment_end_detecto}$	or_segm_(extoo)4r	eq <u>l</u> o	
			segm_end_req_capt_dq
			from seg-
			$ment_end_detector.vhd$

Name	OffsetLe	ngtlDescription
can_bus.segment_end_dete	ector_segm_@endob_&abt	_
		$segm_end_nbt_valid$
		from seg-
		$ment_end_detector.vhd$
can_bus.segment_end_dete	ector_segm_@exdøb_cdbt	
		$segm_end_dbt_valid$
		from seg-
-		ment_end_detector.vhd
$can_bus.segment_end_dete$	ector_segm_@endoc@hbt	
		segm_end_nbt_dbt_valid
		from seg-
		ment_end_detector.vhd
can_bus.segment_end_dete	ector_tseg10 <u>x</u> ebndl_re	=
		$tseg1_end_req_valid$
		from seg-
1		ment_end_detector.vhd
can_bus.segment_end_dete	ector_tseg2 <u>0x</u> emos_re	=
		$tseg2_end_req_valid$
		from seg-
1	0.1 7.1	ment_end_detector.vhd
can_bus.segment_end_dete	ector_n_synox_bxaclid	
		h_sync_valid_i from seg-
ann bus goment and date	at an a am Arth dAd	ment_end_detector.vhd
can_bus.segment_end_dete	ector_segmennoema_	
		segment_end_i from seg- ment_end_detector.vhd
as a bug goment and date	atan nht toubuhtin	
can_bus.segment_end_dete	ecrot_upr_maximan+1A	4 Auto-extracted signal nbt_tq_active from seg-
		ment_end_detector.vhd
can_bus.segment_end_dete	octor dbt towboblin	
can_bus.segment_end_dete	SC COT GDC MATERIA	dbt_tq_active from seg-
		ment_end_detector.vhd
can_bus.segment_end_dete	actor bt attributeon	
can_bus.segment_end_dete	scrot_pr_cmximmear	bt_ctr_clear_i from seg-
		ment_end_detector.vhd
can_bus.shift_reg_shift_	regs 0xbe0 4	
can_pus.smii.c_reg_smii.c_	TeRs Aynen a	shift regs from
		shift_reg.vhd
can_bus.shift_reg_next_s	shift reg shalled	4 Auto-extracted signal
can_pus.surr.c_reg_nexc_s	211110 168 MEXIDE4 .	next_shift_reg_val from
		shift_reg.vhd
can_bus.shift_reg_byte_s	shift reg invhal	4 Auto-extracted signal
can_bus.smilt_leg_byte_s	PITT O T GR TIVINGO .	shift_reg_in from
		shift_reg_byte.vhd
		amit_reg_byte.viid

Name	Offset I	eng	th Description
can_bus.shift_reg_preload_shift_	regsbec	4	Auto-extracted signal shift_regs from shift_reg_preload.vhd
can_bus.shift_reg_preload_next_s	hi0fxtb <u>f</u> f0eg	g_4va	
can_bus.sig_sync_rff	0xbf4	4	Auto-extracted signal rff from sig_sync.vhd
can_bus.ssp_generator_btmc_d	0xbf8	4	Auto-extracted signal btmc_d from ssp_generator.vhd
can_bus.ssp_generator_btmc_q	0xbfc	4	Auto-extracted signal btmc_q from ssp_generator.vhd
can_bus.ssp_generator_btmc_add	0xc00	4	Auto-extracted signal btmc_add from ssp_generator.vhd
can_bus.ssp_generator_btmc_ce	0xc04	4	Auto-extracted signal btmc_ce from ssp_generator.vhd
can_bus.ssp_generator_btmc_meas_	ruhncløg_	_d1	Auto-extracted signal btmc_meas_running_d from ssp_generator.vhd
$can_bus. {\tt ssp_generator_btmc_meas_};$	ruhndog	_q <u>l</u>	Auto-extracted signal btmc_meas_running_q from ssp_generator.vhd
can_bus.ssp_generator_sspc_d	0xc10	4	Auto-extracted signal sspc_d from ssp_generator.vhd
can_bus.ssp_generator_sspc_q	0xc14	4	Auto-extracted signal sspc_q from ssp_generator.vhd
${\tt can_bus.ssp_generator_sspc_ce}$	0xc18	4	Auto-extracted signal sspc_ce from ssp_generator.vhd
${\tt can_bus.ssp_generator_sspc_expir}$	ed)xc1c	4	Auto-extracted signal sspc_expired from ssp_generator.vhd
can_bus.ssp_generator_sspc_thres	hdlxt:20	4	Auto-extracted signal sspc_threshold from ssp_generator.vhd
can_bus.ssp_generator_sspc_add	0xc24	4	Auto-extracted signal sspc_add from ssp_generator.vhd

Name	OffsetLeng	tDescription
can_bus.ssp_generator_first_ssp_d	l 0xc28 4	Auto-extracted signal
		first_ssp_d from
		ssp_generator.vhd
can_bus.ssp_generator_first_ssp_c	0xc2c 4	Auto-extracted signal
_ 1-0 - 1-1-1	•	first_ssp_q from
		ssp_generator.vhd
can_bus.ssp_generator_sspc_ena_d	0xc30 4	Auto-extracted signal
		sspc_ena_d from
		ssp_generator.vhd
can_bus.ssp_generator_sspc_ena_q	0xc34 4	Auto-extracted signal
_ 1-0 - 11		sspc_ena_q from
		ssp_generator.vhd
can_bus.ssp_generator_ssp_delay_p	aldddeldd 4	Auto-extracted signal
		ssp_delay_padded from
		ssp_generator.vhd
can_bus.synchronisation_checker_r	eOsymBc_edlge	
		resync_edge from syn-
		chronisation_checker.vhd
can_bus.synchronisation_checker_h	n_0sym4c0_ed4ge	Auto-extracted signal
		h_sync_edge from syn-
		chronisation_checker.vhd
can_bus.synchronisation_checker_h	n_0oxoc_4m/e_s4yn	ı c<u>A</u>udgæ xtracted signal
		h_or_re_sync_edge from
		synchronisa-
		tion_checker.vhd
${ m can_bus.synchronisation_checker_s}$	ythxc:4481.ag4	Auto-extracted signal
		sync_flag from synchroni-
		sation_checker.vhd
${\tt can_bus.synchronisation_checker_s}$	symmoc_4fclag4_c	eAuto-extracted signal
		sync_flag_ce from syn-
		chronisation_checker.vhd
${ m can_bus.synchronisation_checker_s}$	symmo <u>5</u> f0lag4_n	_
		sync_flag_nxt from syn-
		chronisation_checker.vhd
can_bus.test_registers_reg_map_re	eg <u>0</u> xsne514 4	Auto-extracted signal
		reg_sel from
		$test_registers_reg_map.vhd$
$can_bus.test_registers_reg_map_reg$	ea0ak_ca5a8ta_4mu	
		read_data_mux_in from
		$test_registers_reg_map.vhd$
$\operatorname{can_bus.test_registers_reg_map_red}$	ea0ak_cobacta_4ma	
		$read_data_mask_n$ from
		test_registers_reg_map.vhd

Name	Offset Leng	gtlDescription
can_bus.test	_registers_reg_map_readk_confulx_eha	$read_mux_ena$ from
can_bus.trig	ger_generator_rx_trig_0rac64q 4	test_registers_reg_map.vho Auto-extracted signal rx_trig_req_q from trigger_generator.vhd
can_bus.trig	ger_generator_tx_trig_(back)_8flakg	$tx_trig_req_flag_d\ from$
can_bus.trig	ger_generator_tx_trig_0rac6cflag	$tx_trig_req_flag_q\ from$
can_bus.trig	ger_generator_tx_trig_(raq*()flag	trigger_generator.vhd _d4uto-extracted signal tx_trig_req_flag_dq from
can_bus.trig	${\tt ger_mux_tx_trigger_q} \ 0xc74 \ 4$	trigger_generator.vhd Auto-extracted signal tx_trigger_q from
can_bus.trv_	delay_meas_trv_meas_pr logne ss_4d	trigger_mux.vhd Auto-extracted signal trv_meas_progress_d from trv_delay_meas.vhd
can_bus.trv_	delay_meas_trv_meas_pn ogñe ss_4q	Auto-extracted signal trv_meas_progress_q from trv_delay_meas.vhd
can_bus.trv_	delay_meas_trv_meas_pr .bgr%e ss_4de	
can_bus.trv_	delay_meas_trv_delay_dbmc_84 4	Auto-extracted signal trv_delay_ctr_q from trv_delay_meas.vhd
can_bus.trv_	delay_meas_trv_delay_dbmc_88 4	Auto-extracted signal trv_delay_ctr_d from trv_delay_meas.vhd
can_bus.trv_	delay_meas_trv_delay_dbmc&mdd4	Auto-extracted signal trv_delay_ctr_add from
can_bus.trv_	delay_meas_trv_delay_dbxc940_pa4dd	trv_delay_meas.vhd deAuto-extracted signal trv_delay_ctr_q_padded from trv_delay_meas.vhd
can_bus.trv_	delay_meas_trv_delay_dbxc94st_4d	Auto-extracted signal trv_delay_ctr_rst_d from trv_delay_meas.vhd

Name	OffsetLeng	gtDescription
can_bus.trv_delay_meas	s_trv_delay_dbxc <u>9</u> 8st_4q	Auto-extracted signal trv_delay_ctr_rst_q
can_bus.trv_delay_meas	s_trv_delay_dbwc <u>9</u> cst_4q_	from trv_delay_meas.vhd _sAanto-extracted signal trv_delay_ctr_rst_q_scar
can_bus.trv_delay_meas	s_ssp_shadow_0xxa0 4	from trv_delay_meas.vhd Auto-extracted signal ssp_shadow_ce from
can_bus.trv_delay_meas	s_ssp_delay_m2xca4 4	trv_delay_meas.vhd Auto-extracted signal ssp_delay_raw from
can_bus.trv_delay_meas	s_ssp_delay_s@axtroan&ate@ld	trv_delay_meas.vhd Auto-extracted signal ssp_delay_saturated from
can_bus.trv_delay_meas	s_trv_delay_s0mmcac 4	trv_delay_meas.vhd Auto-extracted signal trv_delay_sum from
can_bus.tx_arbitrator	_select_buf_a0vacin10 4	trv_delay_meas.vhd Auto-extracted signal select_buf_avail from
can_bus.tx_arbitrator	_txtb_selecteOx_cin4put4	tx_arbitrator.vhd Auto-extracted signal txtb_selected_input from
can_bus.tx_arbitrator	_txtb_timestaOmpcb8 4	tx_arbitrator.vhd Auto-extracted signal txtb_timestamp from
can_bus.tx_arbitrator	_timestamp_valkidoc 4	tx_arbitrator.vhd Auto-extracted signal timestamp_valid from
can_bus.tx_arbitrator	_select_index0_xxxxxlngekl	tx_arbitrator.vhd Auto-extracted signal select_index_changed
can_bus.tx_arbitrator	_validated_buffxfær4 4	from tx_arbitrator.vhd Auto-extracted signal validated_buffer from
can_bus.tx_arbitrator	_ts_low_interOrack8 4	tx_arbitrator.vhd Auto-extracted signal ts_low_internal from
can_bus.tx_arbitrator	_tran_dlc_dbl0_%huuf 4	tx_arbitrator.vhd Auto-extracted signal tran_dlc_dbl_buf from tx_arbitrator.vhd

Name	OffsetLen	gthDescription
can_bus.tx_arbitrator_t	ran_is_rtr_@hhll_buf4	Auto-extracted signal tran_is_rtr_dbl_buf from tx_arbitrator.vhd
$\operatorname{can_bus.tx_arbitrator_t}$	ran_ident_t();pel4db14_	
can_bus.tx_arbitrator_t	ran_frame_t0xpel8db14_	_
can_bus.tx_arbitrator_t	cran_brs_dbl <u>0</u> .hndfc 4	Auto-extracted signal tran_brs_dbl_buf from tx_arbitrator.vhd
can_bus.tx_arbitrator_t	cran_dlc_com0xce0 4	Auto-extracted signal tran_dlc_com from tx_arbitrator.vhd
can_bus.tx_arbitrator_t	cran_is_rtr_0xome4 4	Auto-extracted signal tran_is_rtr_com from tx_arbitrator.vhd
can_bus.tx_arbitrator_t	ran_ident_t(), pae_8com4	Auto-extracted signal tran_ident_type_com from tx_arbitrator.vhd
can_bus.tx_arbitrator_t	ran_frame_t()xpeccom	Auto-extracted signal tran_frame_type_com from tx_arbitrator.vhd
can_bus.tx_arbitrator_t	cran_brs_com0xcf0 4	Auto-extracted signal tran_brs_com from tx_arbitrator.vhd
can_bus.tx_arbitrator_t	ran_frame_vækkdfd_com	Auto-extracted signal tran_frame_valid_com from tx_arbitrator.vhd
can_bus.tx_arbitrator_t	ran_identif@ xx f8com4	Auto-extracted signal tran_identifier_com from tx arbitrator.vhd
can_bus.tx_arbitrator_l	.oad_ts_lw_adddfc 4	Auto-extracted signal load_ts_lw_addr from tx_arbitrator.vhd
can_bus.tx_arbitrator_l	oad_ts_uw_a@dd:00 4	Auto-extracted signal load_ts_uw_addr from tx_arbitrator.vhd
can_bus.tx_arbitrator_l	.oad_ffmt_w_@add04 4	Auto-extracted signal load_ffmt_w_addr from tx_arbitrator.vhd

Name	OffsetL	engt	Description
can_bus.tx_arbitrator_loa	ad_ident_w0xad0&r	4	Auto-extracted signal load_ident_w_addr from
can_bus.tx_arbitrator_sto	ore_ts_1_w0xd0c	4	tx_arbitrator.vhd Auto-extracted signal store_ts_l_w from tx_arbitrator.vhd
can_bus.tx_arbitrator_sto	pre_md_w 0xd10	4	Auto-extracted signal store_md_w from tx arbitrator.vhd
can_bus.tx_arbitrator_sto	ore_ident_0xd14	4	Auto-extracted signal store_ident_w from tx arbitrator.vhd
can_bus.tx_arbitrator_buf	ffer_md_w $0xd18$	4	Auto-extracted signal buffer_md_w from tx arbitrator.vhd
can_bus.tx_arbitrator_sto	ore_last_t0xtdl_cin	dlex	_
can_bus.tx_arbitrator_fra	ame_valid_0xom2(se	t:1	Auto-extracted signal frame_valid_com_set from tx arbitrator.vhd
can_bus.tx_arbitrator_fra	ame_valid_0com24cl	ear	
can_bus.tx_arbitrator_tx_	_arb_lockeOkd28	4	Auto-extracted signal tx_arb_locked from tx arbitrator.vhd
can_bus.tx_arbitrator_txt	b_meta_cl 0 x_denc	4	Auto-extracted signal txtb_meta_clk_en from tx arbitrator.vhd
can_bus.tx_arbitrator_drv	v_tttm_ena0xd30	4	Auto-extracted signal drv_tttm_ena from tx arbitrator.vhd
can_bus.tx_arbitrator_fsm	n_tx_arb_f0smd_3de	4	Auto-extracted signal tx_arb_fsm_ce from tx arbitrator fsm.vhd
can_bus.tx_arbitrator_fsm	n_fsm_wait0 <u>x</u> x138te	_4d	Auto-extracted signal fsm_wait_state_d from tx arbitrator fsm.vhd
${\tt can_bus.tx_arbitrator_fsm}$	n_fsm_wait <u>0</u> xt2xte	<u>4</u> q	Auto-extracted signal fsm_wait_state_q from tx_arbitrator_fsm.vhd

Name	OffsetI	eng	t Description
can_bus.tx_data_cache_tx_cache_me	m0xd40	4	Auto-extracted signal tx_cache_mem from tx_data_cache.vhd
can_bus.tx_shift_reg_tx_sr_output	0xd44	4	Auto-extracted signal tx_sr_output from tx_shift_reg.vhd
can_bus.tx_shift_reg_tx_sr_ce	0xd48	4	Auto-extracted signal tx_sr_ce from tx_shift_reg.vhd
can_bus.tx_shift_reg_tx_sr_pload	0xd4c	4	Auto-extracted signal tx_sr_pload from tx_shift_reg.vhd
can_bus.tx_shift_reg_tx_sr_pload_	vOzvid50	4	Auto-extracted signal tx_sr_pload_val from tx_shift_reg.vhd
can_bus.tx_shift_reg_tx_base_id	0xd54	4	Auto-extracted signal tx_base_id from tx_shift_reg.vhd
can_bus.tx_shift_reg_tx_ext_id	0xd58	4	Auto-extracted signal tx_ext_id from tx_shift_reg.vhd
can_bus.tx_shift_reg_tx_crc	0xd5c	4	Auto-extracted signal tx_crc from tx_shift_reg.vhd
can_bus.tx_shift_reg_bst_ctr_grey	0xd60	4	Auto-extracted signal bst_ctr_grey from tx_shift_reg.vhd
can_bus.tx_shift_reg_bst_parity	0xd64	4	Auto-extracted signal bst_parity from tx_shift_reg.vhd
can_bus.tx_shift_reg_stuff_count	0xd68	4	Auto-extracted signal stuff_count from tx_shift_reg.vhd
can_bus.txt_buffer_txtb_user_acce	sûsxidbûke	4	Auto-extracted signal txtb_user_accessible from txt buffer.vhd
can_bus.txt_buffer_hw_cbs	0xd70	4	Auto-extracted signal hw_cbs from txt_buffer.vhd
can_bus.txt_buffer_sw_cbs	0xd74	4	Auto-extracted signal sw_cbs from txt_buffer.vhd

Name Offset L	eng	thescription
can_bus.txt_buffer_txtb_unmask_dat0x_d7am	4	Auto-extracted signal txtb_unmask_data_ram
can_bus.txt_buffer_txtb_port_b_dat@xci7c	4	from txt_buffer.vhd Auto-extracted signal txtb_port_b_data_i from txt_buffer.vhd
can_bus.txt_buffer_ram_write 0xd80	4	Auto-extracted signal ram_write from txt_buffer.vhd
can_bus.txt_buffer_ram_read_addres&d84	4	Auto-extracted signal ram_read_address from txt buffer.vhd
can_bus.txt_buffer_txtb_ram_clk_en0xd88	4	Auto-extracted signal txtb_ram_clk_en from txt buffer.vhd
can_bus.txt_buffer_clk_ram 0xd8c	4	Auto-extracted signal clk_ram from txt buffer.vhd
can_bus.txt_buffer_fsm_abort_appli0edd90	4	Auto-extracted signal abort_applied from txt buffer fsm.vhd
can_bus.txt_buffer_fsm_txt_fsm_ce 0xd94	4	Auto-extracted signal txt_fsm_ce from txt buffer fsm.vhd
can_bus.txt_buffer_fsm_go_to_faile0kd98	4	Auto-extracted signal go_to_failed from txt buffer fsm.vhd
can_bus.txt_buffer_fsm_transient_strat9ec	4	Auto-extracted signal transient_state from txt_buffer_fsm.vhd
can_bus.txt_buffer_ram_port_a_addr@sska@i	4	Auto-extracted signal port_a_address_i from txt buffer ram.vhd
can_bus.txt_buffer_ram_port_a_writ0exdia4	4	Auto-extracted signal port_a_write_i from txt buffer ram.vhd
$can_bus.txt_buffer_ram_port_a_data0\underline{xidna}\underline{\$i}$	4	Auto-extracted signal port_a_data_in_i from txt_buffer_ram.vhd
can_bus.txt_buffer_ram_port_b_addr@sska_ci	4	Auto-extracted signal port_b_address_i from txt_buffer_ram.vhd

Name Offs	fset Lengt Description
can_bus.txt_buffer_ram_port_b_data0_xd	diti_i 4 Auto-extracted signal port_b_data_out_i from txt buffer ram.vhd
can_bus.txt_buffer_ram_tst_ena 0xd	db4 4 Auto-extracted signal tst_ena from
can_bus.txt_buffer_ram_tst_addr 0xd	txt_buffer_ram.vhd db8 4 Auto-extracted signal tst_addr from
can_bus.access_signaler_be_active $0xd$	txt_buffer_ram.vhd dbc 4 Auto-extracted signal be_active from
can_bus.access_signaler_access_in $0xd$	access_signaler.vhd dc0 4 Auto-extracted signal access_in from
can_bus.access_signaler_access_actOixve	access_active from
can_bus.access_signaler_access_actOixe	access_active_reg from
$can_bus. {\tt address_decoder_addr_dec_i0} xd$	$addr_dec_i$ from
can_bus.address_decoder_addr_dec_enat	address_decoder.vhd Auto-extracted signal addr_dec_enabled_i from address_decoder.vhd

$ahb_ifc_hsel_valid$

Auto-extracted signal hsel_valid from ahb_ifc.vhd - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffff

${\bf Fields}$

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ahb_ifc_write_acc_d

Auto-extracted signal write_acc_d from ahb_ifc.vhd - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ahb_ifc_write_acc_q

Auto-extracted signal write_acc_q from ahb_ifc.vhd - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ahb_ifc_haddr_q

Auto-extracted signal haddr_q from ahb_ifc.vhd - Offset: 0xc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ahb_ifc_h_ready_raw

Auto-extracted signal h_ready_raw from ahb_ifc.vhd - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ahb_ifc_sbe_d

Auto-extracted signal sbe_d from ahb_ifc.vhd - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$ahb_ifc_sbe_q$

Auto-extracted signal sbe_q from ahb_ifc.vhd - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ahb_ifc_swr_i

Auto-extracted signal swr_i from ahb_ifc.vhd - Offset: 0x1c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ahb_ifc_srd_i

Auto-extracted signal srd_i from ahb_ifc.vhd - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_discard_stuff_bit

Auto-extracted signal discard_stuff_bit from bit_destuffing.vhd - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_non_fix_to_fix_chng

Auto-extracted signal non_fix_to_fix_chng from bit_destuffing.vhd - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_stuff_lvl_reached

Auto-extracted signal stuff_lvl_reached from bit_destuffing.vhd - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_stuff_rule_violate

Auto-extracted signal stuff_rule_violate from bit_destuffing.vhd - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_enable_prev

Auto-extracted signal enable_prev from bit_destuffing.vhd - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_fixed_prev_q

Auto-extracted signal fixed_prev_q from bit_destuffing.vhd - Offset: 0x38 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_fixed_prev_d

Auto-extracted signal fixed_prev_d from bit_destuffing.vhd - Offset: 0x3c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_same_bits_erase

Auto-extracted signal same_bits_erase from bit_destuffing.vhd - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_destuffing_destuffed_q$

Auto-extracted signal destuffed_q from bit_destuffing.vhd - Offset: 0x44 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_destuffed_d

Auto-extracted signal destuffed_d from bit_destuffing.vhd - Offset: 0x48 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_stuff_err_q

Auto-extracted signal stuff_err_q from bit_destuffing.vhd - Offset: 0x4c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_stuff_err_d

Auto-extracted signal stuff_err_d from bit_destuffing.vhd - Offset: 0x50 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_prev_val_q

Auto-extracted signal prev_val_q from bit_destuffing.vhd - Offset: 0x54 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_destuffing_prev_val_d

Auto-extracted signal prev_val_d from bit_destuffing.vhd - Offset: 0x58 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_err_detector_bit_err_d

Auto-extracted signal bit_err_d from bit_err_detector.vhd - Offset: 0x5c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_err_detector_bit_err_q

Auto-extracted signal bit_err_q from bit_err_detector.vhd - Offset: 0x60 - Reset default: 0x0 - Reset mask: 0xffffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_err_detector_bit_err_ssp_capt_d

Auto-extracted signal bit_err_ssp_capt_d from bit_err_detector.vhd - Offset: 0x64 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_err_detector_bit_err_ssp_capt_q

Auto-extracted signal bit_err_ssp_capt_q from bit_err_detector.vhd - Offset: 0x68 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_err_detector_bit_err_ssp_valid

Auto-extracted signal bit_err_ssp_valid from bit_err_detector.vhd - Offset: 0x6c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_err_detector_bit_err_ssp_condition$

Auto-extracted signal bit_err_ssp_condition from bit_err_detector.vhd - Offset: 0x70 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_err_detector_bit_err_norm_valid

Auto-extracted signal bit_err_norm_valid from bit_err_detector.vhd - Offset: 0x74 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_filter_masked_input

Auto-extracted signal masked_input from bit_filter.vhd - Offset: 0x78 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_filter_masked_value

Auto-extracted signal masked_value from bit_filter.vhd - Offset: 0x7c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_sel_tseg1

Auto-extracted signal sel_tseg1 from bit_segment_meter.vhd - Offset: 0x80 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_exp_seg_length_ce

Auto-extracted signal exp_seg_length_ce from bit_segment_meter.vhd - Offset: 0x84 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_phase_err_mt_sjw

Auto-extracted signal phase_err_mt_sjw from bit_segment_meter.vhd - Offset: 0x88 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_phase_err_eq_sjw

Auto-extracted signal phase_err_eq_sjw from bit_segment_meter.vhd - Offset: 0x8c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_exit_ph2_immediate

Auto-extracted signal exit_ph2_immediate from bit_segment_meter.vhd - Offset: 0x90 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_exit_segm_regular

Auto-extracted signal exit_segm_regular from bit_segment_meter.vhd - Offset: 0x94 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_exit_segm_regular_tseg1

Auto-extracted signal exit_segm_regular_tseg1 from bit_segment_meter.vhd - Offset: 0x98 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_exit_segm_regular_tseg2

Auto-extracted signal exit_segm_regular_tseg2 from bit_segment_meter.vhd - Offset: 0x9c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_sjw_mt_zero

Auto-extracted signal sjw_mt_zero from bit_segment_meter.vhd - Offset: 0xa0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_use_basic_segm_length

Auto-extracted signal use_basic_segm_length from bit_segment_meter.vhd - Offset: 0xa4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_segment_meter_phase_err_sjw_by_one

Auto-extracted signal phase_err_sjw_by_one from bit_segment_meter.vhd - Offset: 0xa8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_segment_meter_shorten_tseg1_after_tseg2$

 $Auto-extracted\ signal\ shorten_tseg1_after_tseg2\ from\ bit_segment_meter.vhd\\ -\ Offset:\ 0xac\ -\ Reset\ default:\ 0x0\ -\ Reset\ mask:\ 0xffffffff$

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_data_out_i

Auto-extracted signal data_out_i from bit_stuffing.vhd - Offset: 0xb0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_data_halt_q

Auto-extracted signal data_halt_q from bit_stuffing.vhd - Offset: 0xb4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_data_halt_d

Auto-extracted signal data_halt_d from bit_stuffing.vhd - Offset: 0xb8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_stuffing_fixed_reg_q$

Auto-extracted signal fixed_reg_q from bit_stuffing.vhd - Offset: $\tt 0xbc$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_fixed_reg_d

Auto-extracted signal fixed_reg_d from bit_stuffing.vhd - Offset: $\tt 0xc0$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_enable_prev

Auto-extracted signal enable_prev from bit_stuffing.vhd - Offset: 0xc4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_non_fix_to_fix_chng

Auto-extracted signal non_fix_to_fix_chng from bit_stuffing.vhd - Offset: 0xc8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_stuff_lvl_reached

Auto-extracted signal stuff_lvl_reached from bit_stuffing.vhd - Offset: $\tt 0xcc-Reset$ default: $\tt 0x0-Reset$ mask: $\tt 0xffffffff$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_same_bits_rst_trig

Auto-extracted signal same_bits_rst_trig from bit_stuffing.vhd - Offset: 0xd0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_same_bits_rst

Auto-extracted signal same_bits_rst from bit_stuffing.vhd - Offset: 0xd4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_insert_stuff_bit

Auto-extracted signal insert_stuff_bit from bit_stuffing.vhd - Offset: 0xd8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_data_out_d_ena

Auto-extracted signal data_out_d_ena from bit_stuffing.vhd - Offset: Oxdc - Reset default: Ox0 - Reset mask: Oxffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_stuffing_data_out_d$

Auto-extracted signal data_out_d from bit_stuffing.vhd - Offset: 0xe0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_stuffing_data_out_ce

Auto-extracted signal data_out_ce from bit_stuffing.vhd - Offset: 0xe4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_tq_nbt

Auto-extracted signal drv_tq_nbt from bit_time_cfg_capture.vhd - Offset: 0xe8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_prs_nbt

Auto-extracted signal drv_prs_nbt from bit_time_cfg_capture.vhd - Offset: Oxec - Reset default: Ox0 - Reset mask: Oxffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_ph1_nbt

Auto-extracted signal drv_ph1_nbt from bit_time_cfg_capture.vhd - Offset: 0xf0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_time_cfg_capture_drv_ph2_nbt$

Auto-extracted signal drv_ph2_nbt from bit_time_cfg_capture.vhd - Offset: 0xf4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_sjw_nbt

Auto-extracted signal drv_sjw_nbt from bit_time_cfg_capture.vhd - Offset: 0xf8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_tq_dbt

Auto-extracted signal drv_tq_dbt from bit_time_cfg_capture.vhd - Offset: 0xfc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_time_cfg_capture_drv_prs_dbt$

Auto-extracted signal drv_prs_dbt from bit_time_cfg_capture.vhd - Offset: 0x100 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_ph1_dbt

Auto-extracted signal drv_ph1_dbt from bit_time_cfg_capture.vhd - Offset: 0x104 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_time_cfg_capture_drv_ph2_dbt$

Auto-extracted signal drv_ph2_dbt from bit_time_cfg_capture.vhd - Offset: 0x108 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_sjw_dbt

Auto-extracted signal drv_sjw_dbt from bit_time_cfg_capture.vhd - Offset: 0x10c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_tseg1_nbt_d

Auto-extracted signal tseg1_nbt_d from bit_time_cfg_capture.vhd - Offset: 0x110 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_time_cfg_capture_tseg1_dbt_d$

Auto-extracted signal tseg1_dbt_d from bit_time_cfg_capture.vhd - Offset: 0x114 - Reset default: 0x0 - Reset mask: 0xfffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_ena

Auto-extracted signal drv_ena from bit_time_cfg_capture.vhd - Offset: 0x118 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_ena_reg

Auto-extracted signal drv_ena_reg from bit_time_cfg_capture.vhd - Offset: 0x11c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_drv_ena_reg_2

Auto-extracted signal drv_ena_reg_2 from bit_time_cfg_capture.vhd - Offset: 0x120 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_cfg_capture_capture

Auto-extracted signal capture from bit_time_cfg_capture.vhd - Offset: 0x124 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_tq_counter_d

Auto-extracted signal tq_counter_d from bit_time_counters.vhd - Offset: 0x128 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_tq_counter_q

Auto-extracted signal tq_counter_q from bit_time_counters.vhd - Offset: 0x12c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_tq_counter_ce

Auto-extracted signal tq_counter_ce from bit_time_counters.vhd - Offset: 0x130 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_tq_counter_allow

Auto-extracted signal tq_counter_allow from bit_time_counters.vhd - Offset: 0x134 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_tq_edge_i

Auto-extracted signal tq_edge_i from bit_time_counters.vhd - Offset: 0x138 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_segm_counter_d

Auto-extracted signal segm_counter_d from bit_time_counters.vhd - Offset: 0x13c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_segm_counter_q

Auto-extracted signal segm_counter_q from bit_time_counters.vhd - Offset: 0x140 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bit_time_counters_segm_counter_ce

Auto-extracted signal segm_counter_ce from bit_time_counters.vhd - Offset: 0x144 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bit_time_fsm_bt_fsm_ce$

Auto-extracted signal bt_fsm_ce from bit_time_fsm.vhd - Offset: 0x148 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bus_sampling_drv_ena$

Auto-extracted signal drv_ena from bus_sampling.vhd - Offset: 0x14c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_drv_ssp_offset

Auto-extracted signal drv_ssp_offset from bus_sampling.vhd - Offset: 0x150 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_drv_ssp_delay_select

Auto-extracted signal drv_ssp_delay_select from bus_sampling.vhd - Offset: 0x154 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_data_rx_synced

Auto-extracted signal data_rx_synced from bus_sampling.vhd - Offset: 0x158 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_prev_Sample

Auto-extracted signal prev_Sample from bus_sampling.vhd - Offset: 0x15c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_sample_sec_i

Auto-extracted signal sample_sec_i from bus_sampling.vhd - Offset: 0x160 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bus_sampling_data_tx_delayed$

Auto-extracted signal data_tx_delayed from bus_sampling.vhd - Offset: 0x164 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_edge_rx_valid

Auto-extracted signal edge_rx_valid from bus_sampling.vhd - Offset: 0x168 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_edge_tx_valid

Auto-extracted signal edge_tx_valid from bus_sampling.vhd - Offset: 0x16c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_ssp_delay

Auto-extracted signal ssp_delay from bus_sampling.vhd - Offset: 0x170 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_tx_trigger_q

Auto-extracted signal tx_trigger_q from bus_sampling.vhd - Offset: 0x174 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_tx_trigger_ssp

Auto-extracted signal tx_trigger_ssp from bus_sampling.vhd - Offset: 0x178

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_shift_regs_res_d

Auto-extracted signal shift_regs_res_d from bus_sampling.vhd - Offset: 0x17c

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_shift_regs_res_q

 $Auto-extracted\ signal\ shift_regs_res_q\ from\ bus_sampling.vhd\ -\ Offset:\ {\tt 0x180}$

- Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_shift_regs_res_q_scan

Auto-extracted signal shift_regs_res_q_scan from bus_sampling.vhd - Offset: 0x184 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_sampling_ssp_enable

Auto-extracted signal ssp_enable from bus_sampling.vhd - Offset: 0x188 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_traffic_counters_tx_ctr_i

Auto-extracted signal tx_ctr_i from bus_traffic_counters.vhd - Offset: 0x18c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_traffic_counters_rx_ctr_i

Auto-extracted signal rx_ctr_i from bus_traffic_counters.vhd - Offset: $\tt 0x190$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_traffic_counters_tx_ctr_rst_n_d

Auto-extracted signal $tx_ctr_rst_n_d$ from bus_traffic_counters.vhd - Offset: 0x194 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_traffic_counters_tx_ctr_rst_n_q

Auto-extracted signal $tx_ctr_rst_n_q$ from bus_traffic_counters.vhd - Offset: 0x198 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_traffic_counters_tx_ctr_rst_n_q_scan

Auto-extracted signal $tx_ctr_rst_n_q_scan$ from bus_traffic_counters.vhd - Offset: 0x19c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_traffic_counters_rx_ctr_rst_n_d

Auto-extracted signal $rx_ctr_rst_n_d$ from bus_traffic_counters.vhd - Offset: 0x1a0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

bus_traffic_counters_rx_ctr_rst_n_q

Auto-extracted signal rx_ctr_rst_n_q from bus_traffic_counters.vhd - Offset: 0x1a4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$bus_traffic_counters_rx_ctr_rst_n_q_scan$

Auto-extracted signal rx_ctr_rst_n_q_scan from bus_traffic_counters.vhd - Offset: 0x1a8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_apb_tb_s_apb_paddr

Auto-extracted signal s_apb_paddr from can_apb_tb.vhd - Offset: 0x1ac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_apb_tb_s_apb_penable$

Auto-extracted signal s_apb_penable from can_apb_tb.vhd - Offset: 0x1b0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_apb_tb_s_apb_pprot

Auto-extracted signal s_apb_pprot from can_apb_tb.vhd - Offset: 0x1b4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_apb_tb_s_apb_prdata

Auto-extracted signal s_apb_prdata from can_apb_tb.vhd - Offset: 0x1b8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_apb_tb_s_apb_pready

Auto-extracted signal s_apb_pready from can_apb_tb.vhd - Offset: 0x1bc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_apb_tb_s_apb_psel

Auto-extracted signal s_apb_psel from can_apb_tb.vhd - Offset: 0x1c0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_apb_tb_s_apb_pslverr$

Auto-extracted signal s_apb_pslverr from can_apb_tb.vhd - Offset: 0x1c4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_apb_tb_s_apb_pstrb$

Auto-extracted signal s_apb_pstrb from can_apb_tb.vhd - Offset: 0x1c8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_apb_tb_s_apb_pwdata

Auto-extracted signal s_apb_pwdata from can_apb_tb.vhd - Offset: 0x1cc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_apb_tb_s_apb_pwrite

Auto-extracted signal s_apb_pwrite from can_apb_tb.vhd - Offset: 0x1d0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_drv_clr_rx_ctr$

Auto-extracted signal drv_clr_rx_ctr from can_core.vhd - Offset: 0x1d4 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_drv_clr_tx_ctr$

Auto-extracted signal drv_clr_tx_ctr from can_core.vhd - Offset: 0x1d8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_drv_bus_mon_ena$

Auto-extracted signal drv_bus_mon_ena from can_core.vhd - Offset: 0x1dc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_drv_ena

Auto-extracted signal drv_ena from can_core.vhd - Offset: 0x1e0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_ident_i

Auto-extracted signal rec_ident_i from can_core.vhd - Offset: 0x1e4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_dlc_i

Auto-extracted signal rec_dlc_i from can_core.vhd - Offset: 0x1e8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_ident_type_i

Auto-extracted signal rec_ident_type_i from can_core.vhd - Offset: 0x1ec - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_frame_type_i

Auto-extracted signal rec_frame_type_i from can_core.vhd - Offset: 0x1f0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_is_rtr_i

Auto-extracted signal rec_is_rtr_i from can_core.vhd - Offset: 0x1f4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_brs_i

Auto-extracted signal rec_brs_i from can_core.vhd - Offset: 0x1f8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_esi_i

Auto-extracted signal rec_esi_i from can_core.vhd - Offset: 0x1fc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_alc

Auto-extracted signal alc from can_core.vhd - Offset: 0x200 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_erc_capture

Auto-extracted signal erc_capture from can_core.vhd - Offset: 0x204 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_is_transmitter$

Auto-extracted signal is transmitter from can core.vhd - Offset: 0x208 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_is_receiver$

Auto-extracted signal is_receiver from can_core.vhd - Offset: 0x20c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_idle

Auto-extracted signal is_idle from can_core.vhd - Offset: 0x210 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_arbitration_lost_i

Auto-extracted signal arbitration_lost_i from can_core.vhd - Offset: 0x214 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_set_transmitter$

Auto-extracted signal set_transmitter from can_core.vhd - Offset: 0x218 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_set_receiver

Auto-extracted signal set_receiver from can_core.vhd - Offset: 0x21c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_set_idle$

Auto-extracted signal set_idle from can_core.vhd - Offset: 0x220 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_err_active

Auto-extracted signal is_err_active from can_core.vhd - Offset: 0x224 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_err_passive

Auto-extracted signal is_err_passive from can_core.vhd - Offset: 0x228 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_bus_off_i

Auto-extracted signal is_bus_off_i from can_core.vhd - Offset: 0x22c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_err_detected_i

Auto-extracted signal err_detected_i from can_core.vhd - Offset: 0x230 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_primary_err

Auto-extracted signal primary_err from can_core.vhd - Offset: 0x234 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_act_err_ovr_flag

Auto-extracted signal act_err_ovr_flag from can_core.vhd - Offset: 0x238 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_err_delim_late

Auto-extracted signal err_delim_late from can_core.vhd - Offset: 0x23c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_set_err_active$

Auto-extracted signal set_err_active from can_core.vhd - Offset: 0x240 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_err_ctrs_unchanged

Auto-extracted signal err_ctrs_unchanged from can_core.vhd - Offset: 0x244 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_stuff_enable

Auto-extracted signal stuff_enable from can_core.vhd - Offset: 0x248 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_destuff_enable$

Auto-extracted signal destuff_enable from can_core.vhd - Offset: 0x24c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_fixed_stuff$

Auto-extracted signal fixed_stuff from can_core.vhd - Offset: 0x250 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_tx_frame_no_sof$

Auto-extracted signal tx_frame_no_sof from can_core.vhd - Offset: 0x254 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_stuff_length

Auto-extracted signal stuff_length from can_core.vhd - Offset: 0x258 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_dst_ctr

Auto-extracted signal dst_ctr from can_core.vhd - Offset: 0x25c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_bst_ctr$

Auto-extracted signal bst_ctr from can_core.vhd - Offset: 0x260 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_stuff_err

Auto-extracted signal stuff_err from can_core.vhd - Offset: 0x264 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_crc_enable$

Auto-extracted signal crc_enable from can_core.vhd - Offset: 0x268 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_spec_enable

Auto-extracted signal crc_spec_enable from can_core.vhd - Offset: 0x26c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_calc_from_rx

Auto-extracted signal crc_calc_from_rx from can_core.vhd - Offset: 0x270 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_15

Auto-extracted signal crc_15 from can_core.vhd - Offset: 0x274 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_17

Auto-extracted signal crc_17 from can_core.vhd - Offset: 0x278 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_21

Auto-extracted signal crc_21 from can_core.vhd - Offset: 0x27c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_sp_control_i

Auto-extracted signal sp_control_i from can_core.vhd - Offset: 0x280 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_sp_control_q

Auto-extracted signal sp_control_q from can_core.vhd - Offset: 0x284 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_sync_control_i

Auto-extracted signal sync_control_i from can_core.vhd - Offset: 0x288 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_ssp_reset_i

Auto-extracted signal ssp_reset_i from can_core.vhd - Offset: 0x28c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_tran_delay_meas_i

Auto-extracted signal tran_delay_meas_i from can_core.vhd - Offset: 0x290 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_tran_valid_i

Auto-extracted signal tran_valid_i from can_core.vhd - Offset: 0x294 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rec_valid_i

Auto-extracted signal rec_valid_i from can_core.vhd - Offset: 0x298 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_br_shifted_i$

Auto-extracted signal br_shifted_i from can_core.vhd - Offset: 0x29c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_fcs_changed_i

Auto-extracted signal fcs_changed_i from can_core.vhd - Offset: 0x2a0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_err_warning_limit_i

Auto-extracted signal err_warning_limit_i from can_core.vhd - Offset: 0x2a4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_tx_err_ctr$

Auto-extracted signal tx_err_ctr from $can_core.vhd$ - Offset: 0x2a8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rx_err_ctr

Auto-extracted signal rx_err_ctr from can_core.vhd - Offset: 0x2ac - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_norm_err_ctr

Auto-extracted signal norm_err_ctr from can_core.vhd - Offset: 0x2b0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_data_err_ctr$

Auto-extracted signal data_err_ctr from can_core.vhd - Offset: 0x2b4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_pc_tx_trigger

Auto-extracted signal pc_tx_trigger from can_core.vhd - Offset: 0x2b8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_pc_rx_trigger

Auto-extracted signal pc_rx_trigger from can_core.vhd - Offset: 0x2bc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_pc_tx_data_nbs$

Auto-extracted signal pc_tx_data_nbs from can_core.vhd - Offset: 0x2c0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_pc_rx_data_nbs$

Auto-extracted signal pc_rx_data_nbs from can_core.vhd - Offset: 0x2c4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_crc_data_tx_wbs$

Auto-extracted signal crc_data_tx_wbs from can_core.vhd - Offset: 0x2c8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_data_tx_nbs

Auto-extracted signal crc_data_tx_nbs from can_core.vhd - Offset: 0x2cc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_data_rx_wbs

Auto-extracted signal crc_data_rx_wbs from can_core.vhd - Offset: 0x2d0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_crc_data_rx_nbs$

Auto-extracted signal crc_data_rx_nbs from can_core.vhd - Offset: 0x2d4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_crc_trig_tx_wbs$

Auto-extracted signal crc_trig_tx_wbs from can_core.vhd - Offset: 0x2d8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_trig_tx_nbs

Auto-extracted signal crc_trig_tx_nbs from can_core.vhd - Offset: 0x2dc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_trig_rx_wbs

Auto-extracted signal crc_trig_rx_wbs from can_core.vhd - Offset: 0x2e0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_crc_trig_rx_nbs

Auto-extracted signal crc_trig_rx_nbs from can_core.vhd - Offset: 0x2e4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_bst_data_in

Auto-extracted signal bst_data_in from can_core.vhd - Offset: 0x2e8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_bst_data_out

Auto-extracted signal bst_data_out from can_core.vhd - Offset: 0x2ec - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_bst_trigger

Auto-extracted signal bst_trigger from can_core.vhd - Offset: 0x2f0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_data_halt

Auto-extracted signal data_halt from can_core.vhd - Offset: 0x2f4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_bds_data_in

Auto-extracted signal bds_data_in from can_core.vhd - Offset: 0x2f8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_bds_data_out$

Auto-extracted signal bds_data_out from can_core.vhd - Offset: 0x2fc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_bds_trigger

Auto-extracted signal bds_trigger from can_core.vhd - Offset: 0x300 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_destuffed$

Auto-extracted signal destuffed from can_core.vhd - Offset: 0x304 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_tx_ctr$

Auto-extracted signal tx_ctr from can_core.vhd - Offset: 0x308 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_rx_ctr

Auto-extracted signal rx_ctr from can_core.vhd - Offset: 0x30c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_tx_data_wbs_i

Auto-extracted signal $tx_data_wbs_i$ from $can_core.vhd$ - Offset: 0x310 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_lpb_dominant

Auto-extracted signal lpb_dominant from can_core.vhd - Offset: 0x314 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_form_err

Auto-extracted signal form_err from can_core.vhd - Offset: 0x318 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_ack_err

Auto-extracted signal ack_err from can_core.vhd - Offset: 0x31c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_crc_err$

Auto-extracted signal crc_err from can_core.vhd - Offset: 0x320 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_arbitration

Auto-extracted signal is_arbitration from can_core.vhd - Offset: 0x324 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_control

Auto-extracted signal is control from can core.vhd - Offset: 0x328 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_data

Auto-extracted signal is_data from can_core.vhd - Offset: 0x32c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_stuff_count

Auto-extracted signal is stuff count from can core.vhd - Offset: 0x330 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_crc

Auto-extracted signal is_crc from can_core.vhd - Offset: 0x334 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_is_crc_delim$

Auto-extracted signal is_crc_delim from can_core.vhd - Offset: 0x338 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_ack_field

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_is_ack_delim$

Auto-extracted signal is_ack_delim from can_core.vhd - Offset: 0x340 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_eof

Auto-extracted signal is eof from can core.vhd - Offset: 0x344 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_err_frm

Auto-extracted signal is_err_frm from can_core.vhd - Offset: 0x348 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_intermission

Auto-extracted signal is_intermission from can_core.vhd - Offset: 0x34c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_suspend

Auto-extracted signal is_suspend from can_core.vhd - Offset: 0x350 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_overload_i

Auto-extracted signal is overload_i from can_core.vhd - Offset: 0x354 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_is_sof$

Auto-extracted signal is_sof from can_core.vhd - Offset: 0x358 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_core_sof_pulse_i$

Auto-extracted signal sof_pulse_i from can_core.vhd - Offset: 0x35c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_load_init_vect

Auto-extracted signal load_init_vect from can_core.vhd - Offset: 0x360 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_retr_ctr_i

Auto-extracted signal retr_ctr_i from can_core.vhd - Offset: 0x364 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_decrement_rec

Auto-extracted signal decrement_rec from can_core.vhd - Offset: 0x368 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_bit_err_after_ack_err

Auto-extracted signal bit_err_after_ack_err from can_core.vhd - Offset: 0x36c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_core_is_pexs

Auto-extracted signal is pexs from can core.vhd - Offset: 0x370 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_drv_fd_type

Auto-extracted signal drv_fd_type from can_crc.vhd - Offset: 0x374 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_init_vect_15

Auto-extracted signal init_vect_15 from can_crc.vhd - Offset: 0x378 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_init_vect_17

Auto-extracted signal init_vect_17 from can_crc.vhd - Offset: 0x37c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_crc_init_vect_21$

Auto-extracted signal init_vect_21 from can_crc.vhd - Offset: 0x380 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_crc_17_21_data_in

Auto-extracted signal crc_17_21_data_in from can_crc.vhd - Offset: 0x384 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_crc_17_21_trigger

Auto-extracted signal crc_17_21_trigger from can_crc.vhd - Offset: 0x388 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_crc_15_data_in

Auto-extracted signal crc_15_data_in from can_crc.vhd - Offset: 0x38c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_crc_15_trigger

Auto-extracted signal crc_15_trigger from can_crc.vhd - Offset: 0x390 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_crc_crc_ena_15

Auto-extracted signal crc_ena_15 from can_crc.vhd - Offset: 0x394 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_crc_crc_ena_17_21$

Auto-extracted signal crc_ena_17_21 from can_crc.vhd - Offset: 0x398 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_ctu_can_data_in

Auto-extracted signal ctu_can_data_in from can_top_ahb.vhd - Offset: 0x39c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_ctu_can_data_out

Auto-extracted signal ctu_can_data_out from can_top_ahb.vhd - Offset: 0x3a0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_ctu_can_adress

Auto-extracted signal ctu_can_adress from can_top_ahb.vhd - Offset: 0x3a4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_ctu_can_scs

Auto-extracted signal ctu_can_scs from can_top_ahb.vhd - Offset: 0x3a8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_ctu_can_srd

Auto-extracted signal ctu_can_srd from can_top_ahb.vhd - Offset: 0x3ac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_ctu_can_swr

Auto-extracted signal ctu_can_swr from can_top_ahb.vhd - Offset: 0x3b0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_ctu_can_sbe

Auto-extracted signal ctu_can_sbe from can_top_ahb.vhd - Offset: 0x3b4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_ahb_res_n_out_i

Auto-extracted signal res_n_out_i from can_top_ahb.vhd - Offset: 0x3b8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_apb_reg_data_in

Auto-extracted signal reg_data_in from can_top_apb.vhd - Offset: 0x3bc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_apb_reg_data_out

Auto-extracted signal reg_data_out from can_top_apb.vhd - Offset: 0x3c0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_apb_reg_addr

Auto-extracted signal reg_addr from can_top_apb.vhd - Offset: 0x3c4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_apb_reg_be

Auto-extracted signal reg_be from can_top_apb.vhd - Offset: 0x3c8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_apb_reg_rden

Auto-extracted signal reg_rden from can_top_apb.vhd - Offset: 0x3cc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_apb_reg_wren

Auto-extracted signal reg_wren from can_top_apb.vhd - Offset: 0x3d0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_drv_bus$

Auto-extracted signal drv_bus from can_top_level.vhd - Offset: 0x3d4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_stat_bus

Auto-extracted signal stat_bus from can_top_level.vhd - Offset: 0x3d8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_res_n_sync

Auto-extracted signal res_n_sync from can_top_level.vhd - Offset: 0x3dc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_res_core_n

Auto-extracted signal res_core_n from can_top_level.vhd - Offset: 0x3e0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_res_soft_n

Auto-extracted signal res_soft_n from can_top_level.vhd - Offset: 0x3e4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_sp_control

Auto-extracted signal sp_control from can_top_level.vhd - Offset: 0x3e8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_rx_buf_size$

Auto-extracted signal rx_buf_size from can_top_level.vhd - Offset: 0x3ec - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_full

Auto-extracted signal rx_full from can_top_level.vhd - Offset: 0x3f0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_empty

Auto-extracted signal rx_empty from can_top_level.vhd - Offset: 0x3f4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_rx_frame_count$

Auto-extracted signal rx_frame_count from can_top_level.vhd - Offset: 0x3f8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_mem_free

Auto-extracted signal rx_mem_free from can_top_level.vhd - Offset: 0x3fc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_read_pointer

 ${\bf Auto\text{-}extracted\ signal\ rx_read_pointer\ from\ can_top_level.vhd\ -\ Offset:\ 0x400}$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_write_pointer

Auto-extracted signal rx_write_pointer from can_top_level.vhd - Offset: 0x404 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_data_overrun

Auto-extracted signal rx_data_overrun from can_top_level.vhd - Offset: 0x408 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_read_buff

Auto-extracted signal rx_read_buff from can_top_level.vhd - Offset: 0x40c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_mof

Auto-extracted signal rx_mof from can_top_level.vhd - Offset: 0x410 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_port_a_data

Auto-extracted signal txtb_port_a_data from can_top_level.vhd - Offset: 0x414 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_port_a_address

Auto-extracted signal txtb_port_a_address from can_top_level.vhd - Offset: 0x418 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_port_a_cs

Auto-extracted signal txtb_port_a_cs from can_top_level.vhd - Offset: 0x41c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_port_a_be

Auto-extracted signal txtb_port_a_be from can_top_level.vhd - Offset: 0x420 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_sw_cmd_index

Auto-extracted signal txtb_sw_cmd_index from can_top_level.vhd - Offset: 0x424 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txt_buf_failed_bof

Auto-extracted signal $txt_buf_failed_bof$ from $can_top_level.vhd$ - Offset: 0x428 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_int_vector

Auto-extracted signal int_vector from can_top_level.vhd - Offset: 0x42c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_int_ena

Auto-extracted signal int_ena from can_top_level.vhd - Offset: 0x430 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_int_mask

Auto-extracted signal int_mask from can_top_level.vhd - Offset: 0x434 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_ident

Auto-extracted signal rec_ident from can_top_level.vhd - Offset: 0x438 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_rec_dlc$

Auto-extracted signal rec_dlc from can_top_level.vhd - Offset: 0x43c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_ident_type

Auto-extracted signal rec_ident_type from can_top_level.vhd - Offset: 0x440 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_frame_type

Auto-extracted signal rec_frame_type from can_top_level.vhd - Offset: 0x444 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_is_rtr

Auto-extracted signal rec_is_rtr from can_top_level.vhd - Offset: 0x448 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_brs

Auto-extracted signal rec_brs from can_top_level.vhd - Offset: 0x44c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_esi

Auto-extracted signal rec_esi from can_top_level.vhd - Offset: 0x450 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_store_data_word

Auto-extracted signal store_data_word from can_top_level.vhd - Offset: 0x454 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_sof_pulse

Auto-extracted signal sof_pulse from can_top_level.vhd - Offset: 0x458 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_store_metadata

Auto-extracted signal store_metadata from can_top_level.vhd - Offset: 0x45c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_store_data

Auto-extracted signal store_data from can_top_level.vhd - Offset: 0x460 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_valid

Auto-extracted signal rec_valid from can_top_level.vhd - Offset: 0x464 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_abort

Auto-extracted signal rec_abort from can_top_level.vhd - Offset: 0x468 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_store_metadata_f$

Auto-extracted signal store_metadata_f from can_top_level.vhd - Offset: 0x46c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_store_data_f

Auto-extracted signal store_data_f from can_top_level.vhd - Offset: 0x470 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rec_valid_f

Auto-extracted signal rec_valid_f from can_top_level.vhd - Offset: 0x474 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_rec_abort_f$

Auto-extracted signal rec_abort_f from can_top_level.vhd - Offset: 0x478 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_hw_cmd_int

Auto-extracted signal $txtb_hw_cmd_int$ from $can_top_level.vhd$ - Offset: 0x47c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_is_bus_off

Auto-extracted signal is_bus_off from can_top_level.vhd - Offset: 0x480 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_available

Auto-extracted signal txtb_available from can_top_level.vhd - Offset: 0x484 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_port_b_clk_en

Auto-extracted signal txtb_port_b_clk_en from can_top_level.vhd - Offset: 0x488 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_dlc

Auto-extracted signal tran_dlc from can_top_level.vhd - Offset: 0x48c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_is_rtr

Auto-extracted signal tran_is_rtr from can_top_level.vhd - Offset: 0x490 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_ident_type

Auto-extracted signal tran_ident_type from can_top_level.vhd - Offset: 0x494 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_frame_type

Auto-extracted signal tran_frame_type from can_top_level.vhd - Offset: 0x498 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_brs

Auto-extracted signal tran_brs from can_top_level.vhd - Offset: 0x49c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_identifier

Auto-extracted signal tran_identifier from can_top_level.vhd - Offset: 0x4a0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_word

Auto-extracted signal tran_word from can_top_level.vhd - Offset: 0x4a4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_frame_valid

Auto-extracted signal tran_frame_valid from can_top_level.vhd - Offset: 0x4a8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_changed

Auto-extracted signal txtb_changed from can_top_level.vhd - Offset: 0x4ac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_txtb_clk_en

Auto-extracted signal txtb_clk_en from can_top_level.vhd - Offset: 0x4b0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_err_detected

Auto-extracted signal err_detected from can_top_level.vhd - Offset: 0x4b4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_fcs_changed

Auto-extracted signal fcs_changed from can_top_level.vhd - Offset: 0x4b8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_err_warning_limit

Auto-extracted signal err_warning_limit from can_top_level.vhd - Offset: 0x4bc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_arbitration_lost$

Auto-extracted signal arbitration_lost from can_top_level.vhd - Offset: 0x4c0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_valid

Auto-extracted signal tran_valid from can_top_level.vhd - Offset: 0x4c4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_br_shifted

Auto-extracted signal br_shifted from can_top_level.vhd - Offset: 0x4c8 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_is_overload

Auto-extracted signal is_overload from can_top_level.vhd - Offset: 0x4cc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_triggers

Auto-extracted signal rx_triggers from can_top_level.vhd - Offset: 0x4d0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tx_trigger

Auto-extracted signal tx_trigger from can_top_level.vhd - Offset: 0x4d4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_sync_control

Auto-extracted signal sync_control from can_top_level.vhd - Offset: 0x4d8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_no_pos_resync$

Auto-extracted signal no_pos_resync from can_top_level.vhd - Offset: 0x4dc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_nbt_ctrs_en

Auto-extracted signal nbt_ctrs_en from can_top_level.vhd - Offset: 0x4e0 - Reset default: 0x0 - Reset mask: 0xffffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_dbt_ctrs_en

Auto-extracted signal dbt_ctrs_en from can_top_level.vhd - Offset: 0x4e4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_trv_delay

Auto-extracted signal trv_delay from can_top_level.vhd - Offset: 0x4e8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_rx_data_wbs

Auto-extracted signal rx_data_wbs from can_top_level.vhd - Offset: 0x4ec - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$can_top_level_tx_data_wbs$

Auto-extracted signal tx_data_wbs from $can_top_level.vhd$ - Offset: 0x4f0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_ssp_reset

Auto-extracted signal ssp_reset from can_top_level.vhd - Offset: 0x4f4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tran_delay_meas

Auto-extracted signal tran_delay_meas from can_top_level.vhd - Offset: 0x4f8 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_bit_err

Auto-extracted signal bit_err from can_top_level.vhd - Offset: 0x4fc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_sample_sec

Auto-extracted signal sample_sec from can_top_level.vhd - Offset: 0x500 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_btmc_reset

Auto-extracted signal btmc_reset from can_top_level.vhd - Offset: 0x504 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_dbt_measure_start

Auto-extracted signal dbt_measure_start from can_top_level.vhd - Offset: 0x508 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_gen_first_ssp

Auto-extracted signal gen_first_ssp from can_top_level.vhd - Offset: 0x50c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_sync_edge

Auto-extracted signal sync_edge from can_top_level.vhd - Offset: 0x510 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tq_edge

Auto-extracted signal tq_edge from can_top_level.vhd - Offset: 0x514 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

can_top_level_tst_rdata_rx_buf

Auto-extracted signal tst_rdata_rx_buf from can_top_level.vhd - Offset: 0x518 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

clk_gate_clk_en_q

Auto-extracted signal clk_en_q from clk_gate.vhd - Offset: 0x51c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$control_counter_ctrl_ctr_ce$

Auto-extracted signal ctrl_ctr_ce from control_counter.vhd - Offset: 0x520 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

control_counter_compl_ctr_ce

Auto-extracted signal compl_ctr_ce from control_counter.vhd - Offset: 0x524 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

control_registers_reg_map_reg_sel

Auto-extracted signal reg_sel from control_registers_reg_map.vhd - Offset: 0x528 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

control_registers_reg_map_read_data_mux_in

Auto-extracted signal read_data_mux_in from control_registers_reg_map.vhd - Offset: 0x52c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

control_registers_reg_map_read_data_mask_n

Auto-extracted signal read_data_mask_n from control_registers_reg_map.vhd - Offset: 0x530 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

control_registers_reg_map_read_mux_ena

Auto-extracted signal read_mux_ena from control_registers_reg_map.vhd - Offset: 0x534 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

crc_calc_crc_q

Auto-extracted signal crc_q from crc_calc.vhd - Offset: 0x538 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

crc_calc_crc_nxt

Auto-extracted signal crc_nxt from crc_calc.vhd - Offset: 0x53c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

crc_calc_crc_shift

Auto-extracted signal crc_shift from crc_calc.vhd - Offset: 0x540 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$crc_calc_crc_shift_n_xor$

Auto-extracted signal crc_shift_n_xor from crc_calc.vhd - Offset: 0x544 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

crc_calc_crc_d

Auto-extracted signal crc_d from crc_calc.vhd - Offset: 0x548 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

crc_calc_crc_ce

Auto-extracted signal crc_ce from crc_calc.vhd - Offset: 0x54c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

data_edge_detector_rx_data_prev

Auto-extracted signal rx_data_prev from data_edge_detector.vhd - Offset: 0x550 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$data_edge_detector_tx_data_prev$

Auto-extracted signal tx_data_prev from $data_edge_detector.vhd$ - Offset: 0x554 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

data_edge_detector_rx_data_sync_prev

Auto-extracted signal rx_data_sync_prev from data_edge_detector.vhd - Offset: 0x558 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

data_edge_detector_rx_edge_i

Auto-extracted signal rx_edge_i from data_edge_detector.vhd - Offset: 0x55c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

data_edge_detector_tx_edge_i

Auto-extracted signal tx_edge_i from data_edge_detector.vhd - Offset: 0x560 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$data_mux_sel_data$

Auto-extracted signal sel_data from data_mux.vhd - Offset: 0x564 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

data_mux_saturated_data

Auto-extracted signal saturated_data from data_mux.vhd - Offset: 0x568 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

data_mux_masked_data

Auto-extracted signal masked_data from data_mux.vhd - Offset: 0x56c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$dlc_decoder_data_len_8_to_64$

Auto-extracted signal data_len_8_to_64 from dlc_decoder.vhd - Offset: 0x570 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$dlc_decoder_data_len_can_2_0$

Auto-extracted signal data_len_can_2_0 from dlc_decoder.vhd - Offset: 0x574 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$dlc_decoder_data_len_can_fd$

Auto-extracted signal data_len_can_fd from dlc_decoder.vhd - Offset: 0x578 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

endian_swapper_swapped

Auto-extracted signal swapped from endian_swapper.vhd - Offset: 0x57c - Reset default: 0x0 - Reset mask: 0xfffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_counters_tx_err_ctr_ce

Auto-extracted signal tx_err_ctr_ce from err_counters.vhd - Offset: 0x580 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_counters_rx_err_ctr_ce$

Auto-extracted signal rx_err_ctr_ce from err_counters.vhd - Offset: 0x584 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_counters_modif_tx_ctr$

Auto-extracted signal modif_tx_ctr from err_counters.vhd - Offset: 0x588 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_counters_modif_rx_ctr$

Auto-extracted signal modif_rx_ctr from err_counters.vhd - Offset: 0x58c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_counters_nom_err_ctr_ce$

Auto-extracted signal nom_err_ctr_ce from err_counters.vhd - Offset: 0x590 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_counters_data_err_ctr_ce

Auto-extracted signal data_err_ctr_ce from err_counters.vhd - Offset: 0x594 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_counters_res_err_ctrs_d$

Auto-extracted signal res_err_ctrs_d from err_counters.vhd - Offset: 0x598 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_counters_res_err_ctrs_q$

Auto-extracted signal res_err_ctrs_q from err_counters.vhd - Offset: 0x59c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_counters_res_err_ctrs_q_scan

Auto-extracted signal res_err_ctrs_q_scan from err_counters.vhd - Offset: 0x5a0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_err_frm_req_i

Auto-extracted signal err_frm_req_i from err_detector.vhd - Offset: 0x5a4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_err_type_d

Auto-extracted signal err_type_d from err_detector.vhd - Offset: 0x5a8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_err_type_q

Auto-extracted signal err_type_q from err_detector.vhd - Offset: 0x5ac - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_err_pos_q

Auto-extracted signal err_pos_q from err_detector.vhd - Offset: 0x5b0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_form_err_i

Auto-extracted signal form_err_i from err_detector.vhd - Offset: 0x5b4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_crc_match_c

Auto-extracted signal crc_match_c from err_detector.vhd - Offset: 0x5b8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_detector_crc_match_d$

Auto-extracted signal crc_match_d from err_detector.vhd - Offset: 0x5bc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_detector_crc_match_q$

Auto-extracted signal crc_match_q from err_detector.vhd - Offset: 0x5c0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_dst_ctr_grey

Auto-extracted signal dst_ctr_grey from err_detector.vhd - Offset: 0x5c4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_dst_parity

Auto-extracted signal dst_parity from err_detector.vhd - Offset: 0x5c8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_stuff_count_check

Auto-extracted signal stuff_count_check from err_detector.vhd - Offset: 0x5cc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_crc_15_ok

Auto-extracted signal crc_15_ok from err_detector.vhd - Offset: 0x5d0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_crc_17_ok

Auto-extracted signal crc_17_ok from err_detector.vhd - Offset: 0x5d4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_detector_crc_21_ok$

Auto-extracted signal crc_21_ok from err_detector.vhd - Offset: 0x5d8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

err_detector_stuff_count_ok

Auto-extracted signal stuff_count_ok from err_detector.vhd - Offset: 0x5dc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_detector_rx_crc_15$

Auto-extracted signal rx_crc_15 from err_detector.vhd - Offset: 0x5e0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_detector_rx_crc_17$

Auto-extracted signal rx_crc_17 from err_detector.vhd - Offset: 0x5e4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$err_detector_rx_crc_21$

Auto-extracted signal rx_crc_21 from err_detector.vhd - Offset: 0x5e8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$fault_confinement_drv_ewl$

Auto-extracted signal drv_ewl from fault_confinement.vhd - Offset: 0x5ec - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_drv_erp

Auto-extracted signal drv_erp from fault_confinement.vhd - Offset: 0x5f0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$fault_confinement_drv_ctr_val$

Auto-extracted signal drv_ctr_val from fault_confinement.vhd - Offset: 0x5f4 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$fault_confinement_drv_ctr_sel$

Auto-extracted signal drv_ctr_sel from fault_confinement.vhd - Offset: 0x5f8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_drv_ena

Auto-extracted signal drv_ena from fault_confinement.vhd - Offset: 0x5fc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_tx_err_ctr_i

Auto-extracted signal tx_err_ctr_i from fault_confinement.vhd - Offset: 0x600 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_rx_err_ctr_i

Auto-extracted signal rx_err_ctr_i from fault_confinement.vhd - Offset: 0x604 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_inc_one

Auto-extracted signal inc_one from fault_confinement.vhd - Offset: 0x608 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_inc_eight

Auto-extracted signal inc_eight from fault_confinement.vhd - Offset: 0x60c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$fault_confinement_dec_one$

Auto-extracted signal dec_one from fault_confinement.vhd - Offset: 0x610 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_drv_rom_ena

Auto-extracted signal drv_rom_ena from fault_confinement.vhd - Offset: 0x614 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_fsm_tx_err_ctr_mt_erp

Auto-extracted signal $tx_err_ctr_mt_erp$ from fault_confinement_fsm.vhd - Offset: 0x618 - Reset default: 0x0 - Reset mask: 0xffffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_fsm_rx_err_ctr_mt_erp

Auto-extracted signal rx_err_ctr_mt_erp from fault_confinement_fsm.vhd - Offset: 0x61c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_fsm_tx_err_ctr_mt_ewl

Auto-extracted signal $tx_err_ctr_mt_ewl$ from fault_confinement_fsm.vhd - Offset: 0x620 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$fault_confinement_fsm_rx_err_ctr_mt_ewl$

Auto-extracted signal rx_err_ctr_mt_ewl from fault_confinement_fsm.vhd - Offset: 0x624 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$fault_confinement_fsm_tx_err_ctr_mt_255$

Auto-extracted signal tx_err_ctr_mt_255 from fault_confinement_fsm.vhd - Offset: 0x628 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_fsm_err_warning_limit_d

Auto-extracted signal err_warning_limit_d from fault_confinement_fsm.vhd - Offset: 0x62c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_fsm_err_warning_limit_q

Auto-extracted signal err_warning_limit_q from fault_confinement_fsm.vhd - Offset: 0x630 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$fault_confinement_fsm_fc_fsm_res_d$

Auto-extracted signal fc_fsm_res_d from fault_confinement_fsm.vhd - Offset: 0x634 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_fsm_fc_fsm_res_q

Auto-extracted signal fc_fsm_res_q from fault_confinement_fsm.vhd - Offset: 0x638 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_rules_inc_one_i

Auto-extracted signal inc_one_i from fault_confinement_rules.vhd - Offset: 0x63c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

fault_confinement_rules_inc_eight_i

Auto-extracted signal inc_eight_i from fault_confinement_rules.vhd - Offset: 0x640 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_A_mask$

Auto-extracted signal drv_filter_A_mask from frame_filters.vhd - Offset: 0x644 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_A_ctrl$

Auto-extracted signal drv_filter_A_ctrl from frame_filters.vhd - Offset: 0x648 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_A_bits$

 $\label{lem:continuous} Auto-extracted signal\ drv_filter_A_bits\ from\ frame_filters.vhd\ -\ Offset:\ {\tt 0x64c}$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_int_filter_A_valid

Auto-extracted signal int_filter_A_valid from frame_filters.vhd - Offset: 0x650 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_B_mask$

Auto-extracted signal drv_filter_B_mask from frame_filters.vhd - Offset: 0x654 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_B_ctrl$

Auto-extracted signal drv_filter_B_ctrl from frame_filters.vhd - Offset: 0x658

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_B_bits$

Auto-extracted signal drv_filter_B_bits from frame_filters.vhd - Offset: 0x65c

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_int_filter_B_valid$

Auto-extracted signal int_filter_B_valid from frame_filters.vhd - Offset: 0x660 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_C_mask$

Auto-extracted signal drv_filter_C_mask from frame_filters.vhd - Offset: 0x664 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_drv_filter_C_ctrl

Auto-extracted signal drv_filter_C_ctrl from frame_filters.vhd - Offset: 0x668 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_C_bits$

Auto-extracted signal drv_filter_C_bits from frame_filters.vhd - Offset: 0x66c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_int_filter_C_valid$

Auto-extracted signal int_filter_C_valid from frame_filters.vhd - Offset: 0x670 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_drv_filter_ran_ctrl

Auto-extracted signal drv_filter_ran_ctrl from frame_filters.vhd - Offset: 0x674 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_drv_filter_ran_lo_th

Auto-extracted signal drv_filter_ran_lo_th from frame_filters.vhd - Offset: 0x678 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_filter_ran_hi_th$

Auto-extracted signal drv_filter_ran_hi_th from frame_filters.vhd - Offset: 0x67c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_int_filter_ran_valid

Auto-extracted signal int_filter_ran_valid from frame_filters.vhd - Offset: 0x680 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame filters drv filters ena

Auto-extracted signal drv_filters_ena from frame_filters.vhd - Offset: 0x684 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_int_data_type

Auto-extracted signal int_data_type from frame_filters.vhd - Offset: 0x688 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_int_data_ctrl

Auto-extracted signal int_data_ctrl from frame_filters.vhd - Offset: 0x68c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_filter_A_enable$

Auto-extracted signal filter_A_enable from frame_filters.vhd - Offset: 0x690 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_filter_B_enable$

Auto-extracted signal filter_B_enable from frame_filters.vhd - Offset: 0x694 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_filter_C_enable

Auto-extracted signal filter_C_enable from frame_filters.vhd - Offset: 0x698 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_filter_range_enable

Auto-extracted signal filter_range_enable from frame_filters.vhd - Offset: 0x69c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_filter_result$

Auto-extracted signal filter_result from frame_filters.vhd - Offset: 0x6a0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_ident_valid_d

Auto-extracted signal ident_valid_d from frame_filters.vhd - Offset: 0x6a4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_ident_valid_q

Auto-extracted signal ident_valid_q from frame_filters.vhd - Offset: 0x6a8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$frame_filters_drv_drop_remote_frames$

Auto-extracted signal drv_drop_remote_frames from frame_filters.vhd - Offset: 0x6ac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

frame_filters_drop_rtr_frame

Auto-extracted signal drop_rtr_frame from frame_filters.vhd - Offset: 0x6b0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

inf_ram_wrapper_int_read_data

Auto-extracted signal int_read_data from inf_ram_wrapper.vhd - Offset: 0x6b4 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

inf_ram_wrapper_byte_we

Auto-extracted signal byte_we from inf_ram_wrapper.vhd - Offset: 0x6b8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$int_manager_drv_int_vect_clr$

Auto-extracted signal drv_int_vect_clr from int_manager.vhd - Offset: 0x6bc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

int_manager_drv_int_ena_set

Auto-extracted signal drv_int_ena_set from int_manager.vhd - Offset: 0x6c0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

int_manager_drv_int_ena_clr

Auto-extracted signal drv_int_ena_clr from int_manager.vhd - Offset: 0x6c4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$int_manager_drv_int_mask_set$

Auto-extracted signal drv_int_mask_set from int_manager.vhd - Offset: 0x6c8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$int_manager_drv_int_mask_clr$

Auto-extracted signal drv_int_mask_clr from int_manager.vhd - Offset: 0x6cc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

int_manager_int_ena_i

Auto-extracted signal int_ena_i from int_manager.vhd - Offset: 0x6d0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$int_manager_int_mask_i$

Auto-extracted signal int_mask_i from int_manager.vhd - Offset: 0x6d4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

int_manager_int_vect_i

Auto-extracted signal int_vect_i from int_manager.vhd - Offset: 0x6d8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

int_manager_int_input_active

Auto-extracted signal int_input_active from int_manager.vhd - Offset: 0x6dc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

int_manager_int_i

Auto-extracted signal int_i from int_manager.vhd - Offset: 0x6e0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$int_module_int_mask_i$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

int_module_int_ena_i

Auto-extracted signal int_ena_i from int_module.vhd - Offset: 0x6e8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$int_module_int_mask_load$

Auto-extracted signal int_mask_load from int_module.vhd - Offset: 0x6ec - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$int_module_int_mask_next$

Auto-extracted signal int_mask_next from int_module.vhd - Offset: 0x6f0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_reg_reg_value_r

Auto-extracted signal reg_value_r from memory_reg.vhd - Offset: 0x6f4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$memory_reg_wr_select$

Auto-extracted signal wr_select from memory_reg.vhd - Offset: 0x6f8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_reg_wr_select_expanded

Auto-extracted signal wr_select_expanded from memory_reg.vhd - Offset: 0x6fc - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_status_comb

Auto-extracted signal status_comb from memory_registers.vhd - Offset: 0x700

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$memory_registers_can_core_cs$

Auto-extracted signal can_core_cs from memory_registers.vhd - Offset: 0x704

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_control_registers_cs

Auto-extracted signal control_registers_cs from memory_registers.vhd - Offset: 0x708 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_control_registers_cs_reg

Auto-extracted signal control_registers_cs_reg from memory_registers.vhd - Offset: 0x70c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$memory_registers_test_registers_cs$

Auto-extracted signal test_registers_cs from memory_registers.vhd - Offset: 0x710 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_test_registers_cs_reg

Auto-extracted signal test_registers_cs_reg from memory_registers.vhd - Offset: 0x714 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_control_registers_rdata

Auto-extracted signal control_registers_rdata from memory_registers.vhd - Offset: 0x718 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_test_registers_rdata

Auto-extracted signal test_registers_rdata from memory_registers.vhd - Offset: 0x71c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_is_err_active

Auto-extracted signal is_err_active from memory_registers.vhd - Offset: 0x720 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_is_err_passive

Auto-extracted signal is_err_passive from memory_registers.vhd - Offset: 0x724 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_is_bus_off

Auto-extracted signal is_bus_off from memory_registers.vhd - Offset: 0x728 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_is_transmitter

Auto-extracted signal is_transmitter from memory_registers.vhd - Offset: 0x72c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_is_receiver

Auto-extracted signal is_receiver from memory_registers.vhd - Offset: 0x730 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_is_idle

Auto-extracted signal is_idle from memory_registers.vhd - Offset: 0x734 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_reg_lock_1_active

Auto-extracted signal reg_lock_1_active from memory_registers.vhd - Offset: 0x738 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_reg_lock_2_active

Auto-extracted signal reg_lock_2_active from memory_registers.vhd - Offset: 0x73c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$memory_registers_soft_res_q_n$

Auto-extracted signal soft_res_q_n from memory_registers.vhd - Offset: 0x740 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_ewl_padded

Auto-extracted signal ewl_padded from memory_registers.vhd - Offset: 0x744 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_control_regs_clk_en

Auto-extracted signal control_regs_clk_en from memory_registers.vhd - Offset: 0x748 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_test_regs_clk_en

Auto-extracted signal test_regs_clk_en from memory_registers.vhd - Offset: 0x74c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_clk_control_regs

Auto-extracted signal clk_control_regs from memory_registers.vhd - Offset: 0x750 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_clk_test_regs

Auto-extracted signal clk_test_regs from memory_registers.vhd - Offset: 0x754 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$memory_registers_rx_buf_mode$

Auto-extracted signal rx_buf_mode from memory_registers.vhd - Offset: 0x758 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_rx_move_cmd

Auto-extracted signal rx_move_cmd from memory_registers.vhd - Offset: 0x75c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

memory_registers_ctr_pres_sel_q

Auto-extracted signal ctr_pres_sel_q from memory_registers.vhd - Offset: 0x760 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

operation_control_drv_ena

Auto-extracted signal drv_ena from operation_control.vhd - Offset: 0x764 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

operation_control_go_to_off

Auto-extracted signal go_to_off from operation_control.vhd - Offset: 0x768 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_drv_ena

Auto-extracted signal drv_ena from prescaler.vhd - Offset: 0x76c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_tseg1_nbt$

Auto-extracted signal tseg1_nbt from prescaler.vhd - Offset: 0x770 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_tseg2_nbt$

Auto-extracted signal tseg2_nbt from prescaler.vhd - Offset: 0x774 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_brp_nbt$

Auto-extracted signal brp_nbt from prescaler.vhd - Offset: 0x778 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_sjw_nbt

Auto-extracted signal sjw_nbt from prescaler.vhd - Offset: 0x77c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_tseg1_dbt$

Auto-extracted signal tseg1_dbt from prescaler.vhd - Offset: 0x780 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_tseg2_dbt$

Auto-extracted signal tseg2_dbt from prescaler.vhd - Offset: 0x784 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_brp_dbt$

Auto-extracted signal brp_dbt from prescaler.vhd - Offset: 0x788 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_sjw_dbt

Auto-extracted signal sjw_dbt from prescaler.vhd - Offset: 0x78c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_segment_end

Auto-extracted signal segment_end from prescaler.vhd - Offset: 0x790 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_h_sync_valid$

Auto-extracted signal h_sync_valid from prescaler.vhd - Offset: 0x794 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_is_tseg1

Auto-extracted signal is_tseg1 from prescaler.vhd - Offset: 0x798 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_is_tseg2$

Auto-extracted signal is_tseg2 from prescaler.vhd - Offset: 0x79c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_resync_edge_valid

Auto-extracted signal resync_edge_valid from prescaler.vhd - Offset: 0x7a0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_h_sync_edge_valid

Auto-extracted signal h_sync_edge_valid from prescaler.vhd - Offset: 0x7a4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_segm_counter_nbt

Auto-extracted signal segm_counter_nbt from prescaler.vhd - Offset: 0x7a8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_segm_counter_dbt

Auto-extracted signal segm_counter_dbt from prescaler.vhd - Offset: 0x7ac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_exit_segm_req_nbt

Auto-extracted signal exit_segm_req_nbt from prescaler.vhd - Offset: 0x7b0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_exit_segm_req_dbt

Auto-extracted signal exit_segm_req_dbt from prescaler.vhd - Offset: 0x7b4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_tq_edge_nbt$

Auto-extracted signal tq_edge_nbt from prescaler.vhd - Offset: 0x7b8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_tq_edge_dbt

Auto-extracted signal tq_edge_dbt from prescaler.vhd - Offset: 0x7bc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_rx_trig_req

Auto-extracted signal rx_trig_req from prescaler.vhd - Offset: 0x7c0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_tx_trig_req

Auto-extracted signal tx_trig_req from prescaler.vhd - Offset: 0x7c4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

prescaler_start_edge

Auto-extracted signal start_edge from prescaler.vhd - Offset: 0x7c8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$prescaler_bt_ctr_clear$

Auto-extracted signal bt_ctr_clear from prescaler.vhd - Offset: 0x7cc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$priority_decoder_l0_valid$

Auto-extracted signal 10_valid from priority_decoder.vhd - Offset: 0x7d0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

priority_decoder_l1_valid

Auto-extracted signal l1_valid from priority_decoder.vhd - Offset: 0x7d4 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

priority_decoder_l1_winner

Auto-extracted signal l1_winner from priority_decoder.vhd - Offset: 0x7d8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$priority_decoder_l2_valid$

Auto-extracted signal 12_valid from priority_decoder.vhd - Offset: 0x7dc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

priority_decoder_l2_winner

Auto-extracted signal l2_winner from priority_decoder.vhd - Offset: 0x7e0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

priority_decoder_l3_valid

Auto-extracted signal l3_valid from priority_decoder.vhd - Offset: 0x7e4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$priority_decoder_l3_winner$

Auto-extracted signal l3_winner from priority_decoder.vhd - Offset: 0x7e8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_can_fd_ena

Auto-extracted signal drv_can_fd_ena from protocol_control.vhd - Offset: 0x7ec - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_bus_mon_ena

Auto-extracted signal drv_bus_mon_ena from protocol_control.vhd - Offset: 0x7f0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_retr_lim_ena

Auto-extracted signal drv_retr_lim_ena from protocol_control.vhd - Offset: 0x7f4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_drv_retr_th$

Auto-extracted signal drv_retr_th from protocol_control.vhd - Offset: 0x7f8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_self_test_ena

Auto-extracted signal drv_self_test_ena from protocol_control.vhd - Offset: 0x7fc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_ack_forb

Auto-extracted signal drv_ack_forb from protocol_control.vhd - Offset: 0x800 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_ena

Auto-extracted signal drv_ena from protocol_control.vhd - Offset: 0x804 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_fd_type

Auto-extracted signal drv_fd_type from protocol_control.vhd - Offset: 0x808 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_int_loopback_ena

Auto-extracted signal drv_int_loopback_ena from protocol_control.vhd - Offset: 0x80c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_drv_bus_off_reset$

Auto-extracted signal drv_bus_off_reset from protocol_control.vhd - Offset: 0x810 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_ssp_delay_select

Auto-extracted signal drv_ssp_delay_select from protocol_control.vhd - Offset: 0x814 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_pex

Auto-extracted signal drv_pex from protocol_control.vhd - Offset: 0x818 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_cpexs

Auto-extracted signal drv_cpexs from protocol_control.vhd - Offset: 0x81c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_tran_word_swapped$

Auto-extracted signal tran_word_swapped from protocol_control.vhd - Offset: 0x820 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_err_frm_req

Auto-extracted signal err_frm_req from protocol_control.vhd - Offset: 0x824 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_load_base_id

Auto-extracted signal tx_load_base_id from protocol_control.vhd - Offset: 0x828 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_load_ext_id

Auto-extracted signal $tx_load_ext_id$ from protocol_control.vhd - Offset: 0x82c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_load_dlc

Auto-extracted signal tx_load_dlc from protocol_control.vhd - Offset: 0x830 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_load_data_word

Auto-extracted signal tx_load_data_word from protocol_control.vhd - Offset: 0x834 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_tx_load_stuff_count$

Auto-extracted signal tx_load_stuff_count from protocol_control.vhd - Offset: 0x838 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_load_crc

Auto-extracted signal tx_load_crc from protocol_control.vhd - Offset: 0x83c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_shift_ena

Auto-extracted signal tx_shift_ena from protocol_control.vhd - Offset: 0x840 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_dominant

Auto-extracted signal tx_dominant from protocol_control.vhd - Offset: $\tt 0x844$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_clear

Auto-extracted signal rx_clear from protocol_control.vhd - Offset: 0x848 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_rx_store_base_id$

Auto-extracted signal rx_store_base_id from protocol_control.vhd - Offset: 0x84c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_store_ext_id

Auto-extracted signal rx_store_ext_id from protocol_control.vhd - Offset: 0x850 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_store_ide

Auto-extracted signal rx_store_ide from protocol_control.vhd - Offset: 0x854 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_store_rtr

Auto-extracted signal rx_store_rtr from protocol_control.vhd - Offset: 0x858 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_rx_store_edl$

Auto-extracted signal rx_store_edl from protocol_control.vhd - Offset: 0x85c

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_store_dlc

Auto-extracted signal rx_store_dlc from protocol_control.vhd - Offset: 0x860

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_store_esi

Auto-extracted signal rx_store_esi from protocol_control.vhd - Offset: 0x864

- Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_store_brs

 $Auto-extracted\ signal\ rx_store_brs\ from\ protocol_control.vhd\ -\ Offset:\ 0x868$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_store_stuff_count

Auto-extracted signal rx_store_stuff_count from protocol_control.vhd - Offset: 0x86c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_rx_shift_ena$

Auto-extracted signal rx_shift_ena from protocol_control.vhd - Offset: 0x870 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_rx_shift_in_sel$

Auto-extracted signal rx_shift_in_sel from protocol_control.vhd - Offset: 0x874 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rec_is_rtr_i

Auto-extracted signal rec_is_rtr_i from protocol_control.vhd - Offset: 0x878 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_rec_dlc_d$

Auto-extracted signal rec_dlc_d from protocol_control.vhd - Offset: 0x87c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rec_dlc_q

Auto-extracted signal rec_dlc_q from protocol_control.vhd - Offset: 0x880 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rec_frame_type_i

Auto-extracted signal rec_frame_type_i from protocol_control.vhd - Offset: 0x884 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_ctrl_ctr_pload

Auto-extracted signal ctrl_ctr_pload from protocol_control.vhd - Offset: 0x888 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_ctrl_ctr_pload_val$

Auto-extracted signal ctrl_ctr_pload_val from protocol_control.vhd - Offset: 0x88c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_ctrl_ctr_ena

Auto-extracted signal ctrl_ctr_ena from protocol_control.vhd - Offset: 0x890 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_ctrl_ctr_zero

Auto-extracted signal ctrl_ctr_zero from protocol_control.vhd - Offset: 0x894 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_ctrl_ctr_one

Auto-extracted signal ctrl_ctr_one from protocol_control.vhd - Offset: 0x898 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_ctrl_counted_byte

Auto-extracted signal ctrl_counted_byte from protocol_control.vhd - Offset: 0x89c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_ctrl_counted_byte_index

Auto-extracted signal ctrl_counted_byte_index from protocol_control.vhd - Offset: 0x8a0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_ctrl_ctr_mem_index$

Auto-extracted signal ctrl_ctr_mem_index from protocol_control.vhd - Offset: 0x8a4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_compl_ctr_ena

Auto-extracted signal compl_ctr_ena from protocol_control.vhd - Offset: 0x8a8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_reinteg_ctr_clr

Auto-extracted signal reinteg_ctr_clr from protocol_control.vhd - Offset: 0x8ac - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_reinteg_ctr_enable

Auto-extracted signal reinteg_ctr_enable from protocol_control.vhd - Offset: 0x8b0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_reinteg_ctr_expired

Auto-extracted signal reinteg_ctr_expired from protocol_control.vhd - Offset: 0x8b4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_retr_ctr_clear

Auto-extracted signal retr_ctr_clear from protocol_control.vhd - Offset: 0x8b8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_retr_ctr_add

Auto-extracted signal retr_ctr_add from protocol_control.vhd - Offset: 0x8bc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_retr_limit_reached

Auto-extracted signal retr_limit_reached from protocol_control.vhd - Offset: 0x8c0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_form_err_i

Auto-extracted signal form_err_i from protocol_control.vhd - Offset: 0x8c4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_ack_err_i

Auto-extracted signal ack_err_i from protocol_control.vhd - Offset: 0x8c8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_crc_check

Auto-extracted signal crc_check from protocol_control.vhd - Offset: 0x8cc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_bit_err_arb

Auto-extracted signal bit_err_arb from protocol_control.vhd - Offset: 0x8d0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_crc_match$

Auto-extracted signal crc_match from protocol_control.vhd - Offset: 0x8d4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_crc_err_i

Auto-extracted signal crc_err_i from protocol_control.vhd - Offset: 0x8d8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_crc_clear_match_flag

Auto-extracted signal crc_clear_match_flag from protocol_control.vhd - Offset: 0x8dc - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_crc_src$

Auto-extracted signal crc_src from protocol_control.vhd - Offset: 0x8e0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_err_pos

Auto-extracted signal err_pos from protocol_control.vhd - Offset: 0x8e4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_is_arbitration_i

Auto-extracted signal is_arbitration_i from protocol_control.vhd - Offset: 0x8e8 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_bit_err_enable

Auto-extracted signal bit_err_enable from protocol_control.vhd - Offset: 0x8ec - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_tx_data_nbs_i

Auto-extracted signal $tx_data_nbs_i$ from protocol_control.vhd - Offset: 0x8f0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_crc

Auto-extracted signal rx_crc from protocol_control.vhd - Offset: 0x8f4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_rx_stuff_count

Auto-extracted signal rx_stuff_count from protocol_control.vhd - Offset: 0x8f8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fixed_stuff_i

Auto-extracted signal fixed_stuff_i from protocol_control.vhd - Offset: 0x8fc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_arbitration_lost_i

Auto-extracted signal arbitration_lost_i from protocol_control.vhd - Offset: 0x900 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_alc_id_field

Auto-extracted signal alc_id_field from protocol_control.vhd - Offset: 0x904 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_drv_rom_ena

Auto-extracted signal drv_rom_ena from protocol_control.vhd - Offset: 0x908 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_state_reg_ce

Auto-extracted signal state_reg_ce from protocol_control_fsm.vhd - Offset: 0x90c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_no_data_transmitter

Auto-extracted signal no_data_transmitter from protocol_control_fsm.vhd - Offset: 0x910 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_no_data_receiver

Auto-extracted signal no_data_receiver from protocol_control_fsm.vhd - Offset: 0x914 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_no_data_field

Auto-extracted signal no_data_field from protocol_control_fsm.vhd - Offset: 0x918 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_ctrl_ctr_pload_i

Auto-extracted signal ctrl_ctr_pload_i from protocol_control_fsm.vhd - Offset: 0x91c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_ctrl_ctr_pload_unaliged

Auto-extracted signal ctrl_ctr_pload_unaliged from protocol_control_fsm.vhd - Offset: 0x920 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_crc_use_21

Auto-extracted signal crc_use_21 from protocol_control_fsm.vhd - Offset: 0x924 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_crc_use_17

Auto-extracted signal crc_use_17 from protocol_control_fsm.vhd - Offset: 0x928 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_crc_src_i

Auto-extracted signal crc_src_i from protocol_control_fsm.vhd - Offset: 0x92c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_crc_length_i

Auto-extracted signal crc_length_i from protocol_control_fsm.vhd - Offset: 0x930 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tran_data_length

Auto-extracted signal tran_data_length from protocol_control_fsm.vhd - Offset: 0x934 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rec_data_length

Auto-extracted signal rec_data_length from protocol_control_fsm.vhd - Offset: 0x938 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rec_data_length_c

Auto-extracted signal rec_data_length_c from protocol_control_fsm.vhd - Offset: 0x93c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_data_length_c$

Auto-extracted signal data_length_c from protocol_control_fsm.vhd - Offset: 0x940 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_data_length_shifted_c

Auto-extracted signal data_length_shifted_c from protocol_control_fsm.vhd - Offset: 0x944 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_data_length_bits_c

Auto-extracted signal data_length_bits_c from protocol_control_fsm.vhd - Offset: 0x948 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_is_fd_frame

Auto-extracted signal is fd_frame from protocol_control_fsm.vhd - Offset: 0x94c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_frame_start

Auto-extracted signal frame_start from protocol_control_fsm.vhd - Offset: 0x950 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_frame_ready

Auto-extracted signal tx_frame_ready from protocol_control_fsm.vhd - Offset: 0x954 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_ide_is_arbitration$

Auto-extracted signal ide_is_arbitration from protocol_control_fsm.vhd - Offset: 0x958 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_arbitration_lost_condition

Auto-extracted signal arbitration_lost_condition from protocol_control_fsm.vhd - Offset: 0x95c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_arbitration_lost_i$

Auto-extracted signal arbitration_lost_i from protocol_control_fsm.vhd - Offset: 0x960 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_failed

 $Auto-extracted\ signal\ tx_failed\ from\ protocol_control_fsm.vhd\ -\ Offset:\ 0x964$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_store_metadata_d

Auto-extracted signal store_metadata_d from protocol_control_fsm.vhd - Offset: 0x968 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_store_data_d

Auto-extracted signal store_data_d from protocol_control_fsm.vhd - Offset: 0x96c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_rec_valid_d$

Auto-extracted signal rec_valid_d from protocol_control_fsm.vhd - Offset: 0x970 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rec_abort_d

Auto-extracted signal rec_abort_d from protocol_control_fsm.vhd - Offset: 0x974 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_go_to_suspend

Auto-extracted signal go_to_suspend from protocol_control_fsm.vhd - Offset: 0x978 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_go_to_stuff_count

Auto-extracted signal go_to_stuff_count from protocol_control_fsm.vhd - Offset: 0x97c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_base_id_i

Auto-extracted signal rx_store_base_id_i from protocol_control_fsm.vhd - Offset: 0x980 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_ext_id_i

Auto-extracted signal rx_store_ext_id_i from protocol_control_fsm.vhd - Offset: 0x984 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_ide_i

Auto-extracted signal rx_store_ide_i from protocol_control_fsm.vhd - Offset: 0x988 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_rtr_i

Auto-extracted signal rx_store_rtr_i from protocol_control_fsm.vhd - Offset: 0x98c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_edl_i

Auto-extracted signal rx_store_edl_i from protocol_control_fsm.vhd - Offset: 0x990 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_rx_store_dlc_i$

Auto-extracted signal rx_store_dlc_i from protocol_control_fsm.vhd - Offset: 0x994 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_esi_i

Auto-extracted signal rx_store_esi_i from protocol_control_fsm.vhd - Offset: 0x998 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_brs_i

Auto-extracted signal rx_store_brs_i from protocol_control_fsm.vhd - Offset: 0x99c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_store_stuff_count_i

Auto-extracted signal rx_store_stuff_count_i from protocol_control_fsm.vhd - Offset: 0x9a0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_rx_clear_i

Auto-extracted signal rx_clear_i from protocol_control_fsm.vhd - Offset: 0x9a4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_load_base_id_i

Auto-extracted signal tx_load_base_id_i from protocol_control_fsm.vhd - Offset: 0x9a8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_tx_load_ext_id_i$

Auto-extracted signal $tx_load_ext_id_i$ from protocol_control_fsm.vhd - Offset: 0x9ac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_load_dlc_i

Auto-extracted signal $tx_load_dlc_i$ from protocol_control_fsm.vhd - Offset: 0x9b0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_load_data_word_i

Auto-extracted signal tx_load_data_word_i from protocol_control_fsm.vhd - Offset: 0x9b4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_load_stuff_count_i

Auto-extracted signal tx_load_stuff_count_i from protocol_control_fsm.vhd - Offset: 0x9b8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_load_crc_i

Auto-extracted signal $tx_load_crc_i$ from protocol_control_fsm.vhd - Offset: 0x9bc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_shift_ena_i

Auto-extracted signal tx_shift_ena_i from protocol_control_fsm.vhd - Offset: 0x9c0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_form_err_i

Auto-extracted signal form_err_i from protocol_control_fsm.vhd - Offset: 0x9c4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_ack_err_i

Auto-extracted signal ack_err_i from protocol_control_fsm.vhd - Offset: 0x9c8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_ack_err_flag

Auto-extracted signal ack_err_flag from protocol_control_fsm.vhd - Offset: 0x9cc - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_ack_err_flag_clr

Auto-extracted signal ack_err_flag_clr from protocol_control_fsm.vhd - Offset: 0x9d0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_crc_err_i

Auto-extracted signal crc_err_i from protocol_control_fsm.vhd - Offset: 0x9d4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_bit_err_arb_i

Auto-extracted signal bit_err_arb_i from protocol_control_fsm.vhd - Offset: 0x9d8 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_sp_control_switch_data$

Auto-extracted signal sp_control_switch_data from protocol_control_fsm.vhd - Offset: 0x9dc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_sp_control_switch_nominal

Auto-extracted signal sp_control_switch_nominal from protocol_control_fsm.vhd - Offset: 0x9e0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_switch_to_ssp$

Auto-extracted signal switch_to_ssp from protocol_control_fsm.vhd - Offset: 0x9e4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_sp_control_ce$

Auto-extracted signal sp_control_ce from protocol_control_fsm.vhd - Offset: 0x9e8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_sp_control_d

Auto-extracted signal sp_control_d from protocol_control_fsm.vhd - Offset: 0x9ec - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_sp_control_q_i

Auto-extracted signal sp_control_q_i from protocol_control_fsm.vhd - Offset: 0x9f0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_ssp_reset_i

Auto-extracted signal ssp_reset_i from protocol_control_fsm.vhd - Offset: 0x9f4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_sync_control_d

Auto-extracted signal sync_control_d from protocol_control_fsm.vhd - Offset: 0x9f8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_sync_control_q

Auto-extracted signal sync_control_q from protocol_control_fsm.vhd - Offset: 0x9fc - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_perform_hsync$

Auto-extracted signal perform_hsync from protocol_control_fsm.vhd - Offset: 0xa00 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_primary_err_i

Auto-extracted signal primary_err_i from protocol_control_fsm.vhd - Offset: 0xa04 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_err_delim_late_i

Auto-extracted signal err_delim_late_i from protocol_control_fsm.vhd - Offset: 0xa08 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_set_err_active_i

Auto-extracted signal set_err_active_i from protocol_control_fsm.vhd - Offset: 0xa0c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_set_transmitter_i

Auto-extracted signal set_transmitter_i from protocol_control_fsm.vhd - Offset: 0xa10 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_set_receiver_i

Auto-extracted signal set_receiver_i from protocol_control_fsm.vhd - Offset: 0xa14 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_set_idle_i$

Auto-extracted signal set_idle_i from protocol_control_fsm.vhd - Offset: 0xa18 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_first_err_delim_d

Auto-extracted signal first_err_delim_d from protocol_control_fsm.vhd - Offset: Oxa1c - Reset default: Ox0 - Reset mask: Oxffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_first_err_delim_q

Auto-extracted signal first_err_delim_q from protocol_control_fsm.vhd - Offset: 0xa20 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_stuff_enable_set$

Auto-extracted signal stuff_enable_set from protocol_control_fsm.vhd - Offset: 0xa24 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_stuff_enable_clear$

Auto-extracted signal stuff_enable_clear from protocol_control_fsm.vhd - Offset: 0xa28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_destuff_enable_set$

 $Auto-extracted\ signal\ destuff_enable_set\ from\ protocol_control_fsm.vhd-Off-set:\ 0xa2c-Reset\ default:\ 0x0-Reset\ mask:\ 0xffffffff$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_destuff_enable_clear$

Auto-extracted signal destuff_enable_clear from protocol_control_fsm.vhd - Offset: 0xa30 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_bit_err_disable

Auto-extracted signal bit_err_disable from protocol_control_fsm.vhd - Offset: 0xa34 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_bit_err_disable_receiver

Auto-extracted signal bit_err_disable_receiver from protocol_control_fsm.vhd - Offset: 0xa38 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_sof_pulse_i

Auto-extracted signal sof_pulse_i from protocol_control_fsm.vhd - Offset: 0xa3c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_compl_ctr_ena_i

Auto-extracted signal compl_ctr_ena_i from protocol_control_fsm.vhd - Offset: 0xa40 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tick_state_reg

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_br_shifted_i

Auto-extracted signal br_shifted_i from protocol_control_fsm.vhd - Offset: 0xa48 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_is_arbitration_i

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_crc_spec_enable_i

 $Auto-extracted\ signal\ crc_spec_enable_i\ from\ protocol_control_fsm.vhd\ -\ Offset:\ 0xa50\ -\ Reset\ default:\ 0x0\ -\ Reset\ mask:\ 0xfffffff$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_load_init_vect_i

Auto-extracted signal load_init_vect_i from protocol_control_fsm.vhd - Offset: 0xa54 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_drv_bus_off_reset_q

Auto-extracted signal drv_bus_off_reset_q from protocol_control_fsm.vhd - Offset: 0xa58 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_retr_ctr_clear_i

Auto-extracted signal retr_ctr_clear_i from protocol_control_fsm.vhd - Offset: 0xa5c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_retr_ctr_add_i

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_decrement_rec_i

Auto-extracted signal decrement_rec_i from protocol_control_fsm.vhd - Offset: 0xa64 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_retr_ctr_add_block$

Auto-extracted signal retr_ctr_add_block from protocol_control_fsm.vhd - Offset: 0xa68 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_retr_ctr_add_block_clr

Auto-extracted signal retr_ctr_add_block_clr from protocol_control_fsm.vhd - Offset: 0xa6c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_block_txtb_unlock

Auto-extracted signal block_txtb_unlock from protocol_control_fsm.vhd - Offset: 0xa70 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_tx_frame_no_sof_d$

Auto-extracted signal tx_frame_no_sof_d from protocol_control_fsm.vhd - Offset: 0xa74 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tx_frame_no_sof_q

Auto-extracted signal tx_frame_no_sof_q from protocol_control_fsm.vhd - Offset: 0xa78 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_ctrl_signal_upd

Auto-extracted signal ctrl_signal_upd from protocol_control_fsm.vhd - Offset: 0xa7c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_clr_bus_off_rst_flg

Auto-extracted signal clr_bus_off_rst_flg from protocol_control_fsm.vhd - Offset: 0xa80 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_pex_on_fdf_enable

Auto-extracted signal pex_on_fdf_enable from protocol_control_fsm.vhd - Offset: 0xa84 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_pex_on_res_enable

Auto-extracted signal pex_on_res_enable from protocol_control_fsm.vhd - Offset: 0xa88 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_rx_data_nbs_prev$

Auto-extracted signal rx_data_nbs_prev from protocol_control_fsm.vhd - Offset: 0xa8c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_pexs_set

Auto-extracted signal pexs_set from protocol_control_fsm.vhd - Offset: ${\tt 0xa90}$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_tran_frame_type_i

Auto-extracted signal tran_frame_type_i from protocol_control_fsm.vhd - Offset: 0xa94 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$protocol_control_fsm_txtb_clk_en_d$

Auto-extracted signal txtb_clk_en_d from protocol_control_fsm.vhd - Offset: 0xa98 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

protocol_control_fsm_txtb_clk_en_q

Auto-extracted signal txtb_clk_en_q from protocol_control_fsm.vhd - Offset: 0xa9c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

reintegration_counter_reinteg_ctr_ce

Auto-extracted signal reinteg_ctr_ce from reintegration_counter.vhd - Offset: 0xaa0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

retransmitt_counter_retr_ctr_ce

Auto-extracted signal retr_ctr_ce from retransmitt_counter.vhd - Offset: 0xaa4 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rst_sync_rff

Auto-extracted signal rff from rst_sync.vhd - Offset: 0xaa8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_drv_erase_rx$

Auto-extracted signal drv_erase_rx from rx_buffer.vhd - Offset: 0xaac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_drv_read_start$

Auto-extracted signal drv_read_start from rx_buffer.vhd - Offset: 0xab0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_drv_clr_ovr$

Auto-extracted signal drv_clr_ovr from rx_buffer.vhd - Offset: 0xab4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_drv_rtsopt$

Auto-extracted signal drv_rtsopt from rx_buffer.vhd - Offset: 0xab8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_read_pointer

Auto-extracted signal read_pointer from rx_buffer.vhd - Offset: $\tt Oxabc$ - Reset default: $\tt Ox0$ - Reset mask: $\tt Oxfffffffff$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_read_pointer_inc_1

Auto-extracted signal read_pointer_inc_1 from rx_buffer.vhd - Offset: 0xac0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

${\bf rx_buffer_write_pointer}$

Auto-extracted signal write_pointer from rx_buffer.vhd - Offset: 0xac4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_write_pointer_raw

Auto-extracted signal write_pointer_raw from rx_buffer.vhd - Offset: 0xac8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_write_pointer_ts

Auto-extracted signal write_pointer_ts from rx_buffer.vhd - Offset: 0xacc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_rx_mem_free_i$

Auto-extracted signal rx_mem_free_i from rx_buffer.vhd - Offset: 0xad0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_memory_write_data

Auto-extracted signal memory_write_data from rx_buffer.vhd - Offset: 0xad4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_data_overrun_flg

Auto-extracted signal data_overrun_flg from rx_buffer.vhd - Offset: 0xad8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_data_overrun_i

Auto-extracted signal data_overrun_i from rx_buffer.vhd - Offset: Oxadc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_overrun_condition

Auto-extracted signal overrun_condition from rx_buffer.vhd - Offset: 0xae0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_rx_empty_i

Auto-extracted signal rx_empty_i from rx_buffer.vhd - Offset: 0xae4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_is_free_word

Auto-extracted signal is_free_word from rx_buffer.vhd - Offset: 0xae8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_commit_rx_frame

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_commit_overrun_abort$

Auto-extracted signal commit_overrun_abort from rx_buffer.vhd - Offset: 0xaf0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_read_increment

Auto-extracted signal read_increment from rx_buffer.vhd - Offset: 0xaf4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_write_raw_OK$

Auto-extracted signal write_raw_OK from rx_buffer.vhd - Offset: 0xaf8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_write_raw_intent

Auto-extracted signal write_raw_intent from rx_buffer.vhd - Offset: 0xafc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_write_ts$

Auto-extracted signal write_ts from rx_buffer.vhd - Offset: 0xb00 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_stored_ts$

Auto-extracted signal stored_ts from rx_buffer.vhd - Offset: 0xb04 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_data_selector$

Auto-extracted signal data_selector from rx_buffer.vhd - Offset: 0xb08 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_store_ts_wr_ptr$

Auto-extracted signal store_ts_wr_ptr from rx_buffer.vhd - Offset: 0xb0c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_inc_ts_wr_ptr$

Auto-extracted signal inc_ts_wr_ptr from rx_buffer.vhd - Offset: 0xb10 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_reset_overrun_flag

Auto-extracted signal reset_overrun_flag from rx_buffer.vhd - Offset: 0xb14 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

${\bf rx_buffer_frame_form_w}$

Auto-extracted signal frame_form_w from rx_buffer.vhd - Offset: 0xb18 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_timestamp_capture

Auto-extracted signal timestamp_capture from rx_buffer.vhd - Offset: 0xb1c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_timestamp_capture_ce

Auto-extracted signal timestamp_capture_ce from rx_buffer.vhd - Offset: 0xb20 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_RAM_write

Auto-extracted signal RAM_write from rx_buffer.vhd - Offset: 0xb24 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_RAM_data_out$

Auto-extracted signal RAM_data_out from rx_buffer.vhd - Offset: 0xb28 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_RAM_write_address$

Auto-extracted signal RAM_write_address from rx_buffer.vhd - Offset: 0xb2c

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_RAM_read_address

Auto-extracted signal RAM_read_address from rx_buffer.vhd - Offset: 0xb30

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_rx_buf_res_n_d$

Auto-extracted signal rx_buf_res_n_d from rx_buffer.vhd - Offset: 0xb34 -

Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_rx_buf_res_n_q

Auto-extracted signal rx_buf_res_n_q from rx_buffer.vhd - Offset: 0xb38 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_rx_buf_res_n_q_scan

Auto-extracted signal rx_buf_res_n_q_scan from rx_buffer.vhd - Offset: 0xb3c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_rx_buf_ram_clk_en

Auto-extracted signal rx_buf_ram_clk_en from rx_buffer.vhd - Offset: 0xb40 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_clk_ram$

Auto-extracted signal clk_ram from rx_buffer.vhd - Offset: 0xb44 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_fsm_rx_fsm_ce$

Auto-extracted signal rx_fsm_ce from rx_buffer_fsm.vhd - Offset: 0xb48 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_fsm_cmd_join

Auto-extracted signal cmd_join from rx_buffer_fsm.vhd - Offset: 0xb4c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_pointers_write_pointer_raw_ce$

Auto-extracted signal write_pointer_raw_ce from rx_buffer_pointers.vhd - Offset: 0xb50 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_pointers_write_pointer_ts_ce

Auto-extracted signal write_pointer_ts_ce from rx_buffer_pointers.vhd - Offset: 0xb54 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_ram_port_a_address_i

Auto-extracted signal port_a_address_i from rx_buffer_ram.vhd - Offset: 0xb58 - Reset default: 0x0 - Reset mask: 0xfffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_ram_port_a_write_i$

 $Auto-extracted\ signal\ port_a_write_i\ from\ rx_buffer_ram.vhd\ -\ Offset:\ {\tt 0xb5c}$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_ram_port_a_data_in_i

Auto-extracted signal port_a_data_in_i from rx_buffer_ram.vhd - Offset: 0xb60 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_ram_port_b_address_i

Auto-extracted signal port_b_address_i from rx_buffer_ram.vhd - Offset: 0xb64 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_buffer_ram_port_b_data_out_i

Auto-extracted signal port_b_data_out_i from rx_buffer_ram.vhd - Offset: 0xb68 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_ram_tst_ena$

Auto-extracted signal tst_ena from rx_buffer_ram.vhd - Offset: 0xb6c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_buffer_ram_tst_addr$

Auto-extracted signal tst_addr from rx_buffer_ram.vhd - Offset: 0xb70 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_shift_reg_res_n_i_d

Auto-extracted signal res_n_i_d from rx_shift_reg.vhd - Offset: 0xb74 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_shift_reg_res_n_i_q

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_shift_reg_res_n_i_q_scan

Auto-extracted signal res_n_i_q_scan from rx_shift_reg.vhd - Offset: 0xb7c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_shift_reg_rx_shift_reg_q

Auto-extracted signal rx_shift_reg_q from rx_shift_reg.vhd - Offset: 0xb80 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_shift_reg_rx_shift_cmd$

Auto-extracted signal rx_shift_cmd from rx_shift_reg.vhd - Offset: 0xb84 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$rx_shift_reg_rx_shift_in_sel_demuxed$

Auto-extracted signal rx_shift_in_sel_demuxed from rx_shift_reg.vhd - Offset: 0xb88 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_shift_reg_rec_is_rtr_i

Auto-extracted signal rec_is_rtr_i from rx_shift_reg.vhd - Offset: 0xb8c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

rx_shift_reg_rec_frame_type_i

Auto-extracted signal rec_frame_type_i from rx_shift_reg.vhd - Offset: 0xb90 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

sample_mux_sample

Auto-extracted signal sample from sample_mux.vhd - Offset: 0xb94 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

sample_mux_prev_sample_d

Auto-extracted signal prev_sample_d from sample_mux.vhd - Offset: 0xb98 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

sample_mux_prev_sample_q

Auto-extracted signal prev_sample_q from sample_mux.vhd - Offset: 0xb9c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_req_input

Auto-extracted signal req_input from segment_end_detector.vhd - Offset: 0xba0 - Reset default: 0x0 - Reset mask: 0xffffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segm_end_req_capt_d

Auto-extracted signal segm_end_req_capt_d from segment_end_detector.vhd - Offset: 0xba4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segm_end_req_capt_q

Auto-extracted signal segm_end_req_capt_q from segment_end_detector.vhd - Offset: 0xba8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segm_end_req_capt_ce

Auto-extracted signal segm_end_req_capt_ce from segment_end_detector.vhd - Offset: Oxbac - Reset default: OxO - Reset mask: Oxffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segm_end_req_capt_clr

Auto-extracted signal segm_end_req_capt_clr from segment_end_detector.vhd - Offset: 0xbb0 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segm_end_req_capt_dq

Auto-extracted signal segm_end_req_capt_dq from segment_end_detector.vhd - Offset: 0xbb4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segm_end_nbt_valid

Auto-extracted signal segm_end_nbt_valid from segment_end_detector.vhd - Offset: 0xbb8 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$segment_end_detector_segm_end_dbt_valid$

Auto-extracted signal segm_end_dbt_valid from segment_end_detector.vhd - Offset: 0xbbc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segm_end_nbt_dbt_valid

Auto-extracted signal segm_end_nbt_dbt_valid from segment_end_detector.vhd - Offset: 0xbc0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_tseg1_end_req_valid

Auto-extracted signal tseg1_end_req_valid from segment_end_detector.vhd - Offset: 0xbc4 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_tseg2_end_req_valid

Auto-extracted signal tseg2_end_req_valid from segment_end_detector.vhd - Offset: 0xbc8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_h_sync_valid_i

Auto-extracted signal h_sync_valid_i from segment_end_detector.vhd - Offset: 0xbcc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_segment_end_i

Auto-extracted signal segment_end_i from segment_end_detector.vhd - Offset: 0xbd0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_nbt_tq_active

Auto-extracted signal nbt_tq_active from segment_end_detector.vhd - Offset: 0xbd4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_dbt_tq_active

Auto-extracted signal dbt_tq_active from segment_end_detector.vhd - Offset: 0xbd8 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

segment_end_detector_bt_ctr_clear_i

 $Auto-extracted\ signal\ bt_ctr_clear_i\ from\ segment_end_detector.vhd\ -\ Offset: \\ {\tt Oxbdc}\ -\ Reset\ default:\ {\tt Ox0}\ -\ Reset\ mask:\ {\tt Oxffffffff}$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$shift_reg_shift_regs$

Auto-extracted signal shift_regs from shift_reg.vhd - Offset: 0xbe0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

shift_reg_next_shift_reg_val

Auto-extracted signal next_shift_reg_val from shift_reg.vhd - Offset: 0xbe4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

shift_reg_byte_shift_reg_in

Auto-extracted signal shift_reg_in from shift_reg_byte.vhd - Offset: 0xbe8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

shift_reg_preload_shift_regs

Auto-extracted signal shift_regs from shift_reg_preload.vhd - Offset: $\tt Oxbec-Reset$ default: $\tt OxO-Reset$ mask: $\tt Oxfffffffff$

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

shift_reg_preload_next_shift_reg_val

Auto-extracted signal next_shift_reg_val from shift_reg_preload.vhd - Offset: 0xbf0 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

sig_sync_rff

Auto-extracted signal rff from sig_sync.vhd - Offset: 0xbf4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_btmc_d

Auto-extracted signal btmc_d from ssp_generator.vhd - Offset: 0xbf8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_btmc_q

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_btmc_add

Auto-extracted signal btmc_add from ssp_generator.vhd - Offset: 0xc00 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_btmc_ce

Auto-extracted signal btmc_ce from ssp_generator.vhd - Offset: 0xc04 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_btmc_meas_running_d

Auto-extracted signal btmc_meas_running_d from ssp_generator.vhd - Offset: 0xc08 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_btmc_meas_running_q

Auto-extracted signal btmc_meas_running_q from ssp_generator.vhd - Offset: 0xc0c - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$ssp_generator_sspc_d$

Auto-extracted signal sspc_d from ssp_generator.vhd - Offset: 0xc10 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_sspc_q

Auto-extracted signal sspc_q from ssp_generator.vhd - Offset: $\tt 0xc14$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_sspc_ce

Auto-extracted signal sspc_ce from ssp_generator.vhd - Offset: 0xc18 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_sspc_expired

Auto-extracted signal sspc_expired from ssp_generator.vhd - Offset: 0xc1c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$ssp_generator_sspc_threshold$

Auto-extracted signal sspc_threshold from ssp_generator.vhd - Offset: 0xc20 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_sspc_add

Auto-extracted signal sspc_add from ssp_generator.vhd - Offset: 0xc24 - Reset default: 0x0 - Reset mask: 0xffffffff

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_first_ssp_d

Auto-extracted signal first_ssp_d from ssp_generator.vhd - Offset: 0xc28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$ssp_generator_first_ssp_q$

Auto-extracted signal first_ssp_q from ssp_generator.vhd - Offset: 0xc2c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_sspc_ena_d

Auto-extracted signal sspc_ena_d from ssp_generator.vhd - Offset: 0xc30 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

ssp_generator_sspc_ena_q

Auto-extracted signal sspc_ena_q from ssp_generator.vhd - Offset: 0xc34 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$ssp_generator_ssp_delay_padded$

Auto-extracted signal ssp_delay_padded from ssp_generator.vhd - Offset: 0xc38 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

synchronisation_checker_resync_edge

Auto-extracted signal resync_edge from synchronisation_checker.vhd - Offset: 0xc3c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

synchronisation_checker_h_sync_edge

Auto-extracted signal h_sync_edge from synchronisation_checker.vhd - Offset: 0xc40 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

synchronisation_checker_h_or_re_sync_edge

Auto-extracted signal h_or_re_sync_edge from synchronisation_checker.vhd - Offset: 0xc44 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

synchronisation_checker_sync_flag

Auto-extracted signal sync_flag from synchronisation_checker.vhd - Offset: 0xc48 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

synchronisation_checker_sync_flag_ce

Auto-extracted signal sync_flag_ce from synchronisation_checker.vhd - Offset: 0xc4c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

synchronisation_checker_sync_flag_nxt

Auto-extracted signal sync_flag_nxt from synchronisation_checker.vhd - Offset: 0xc50 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

test_registers_reg_map_reg_sel

Auto-extracted signal reg_sel from test_registers_reg_map.vhd - Offset: 0xc54 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

test_registers_reg_map_read_data_mux_in

Auto-extracted signal read_data_mux_in from test_registers_reg_map.vhd - Offset: 0xc58 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

test_registers_reg_map_read_data_mask_n

Auto-extracted signal read_data_mask_n from test_registers_reg_map.vhd - Offset: 0xc5c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

test_registers_reg_map_read_mux_ena

Auto-extracted signal read_mux_ena from test_registers_reg_map.vhd - Offset: 0xc60 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trigger_generator_rx_trig_req_q

Auto-extracted signal rx_trig_req_q from trigger_generator.vhd - Offset: 0xc64 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trigger_generator_tx_trig_req_flag_d

Auto-extracted signal $tx_trig_req_flag_d$ from $trigger_generator.vhd$ - Offset: 0xc68 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trigger_generator_tx_trig_req_flag_q

Auto-extracted signal $tx_trig_req_flag_q$ from $trigger_generator.vhd$ - Offset: 0xc6c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trigger_generator_tx_trig_req_flag_dq

Auto-extracted signal $tx_trig_req_flag_dq$ from $trigger_generator.vhd$ - Offset: 0xc70 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$trigger_mux_tx_trigger_q$

Auto-extracted signal tx_trigger_q from trigger_mux.vhd - Offset: 0xc74 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_meas_progress_d

Auto-extracted signal trv_meas_progress_d from trv_delay_meas.vhd - Offset: 0xc78 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_meas_progress_q

Auto-extracted signal trv_meas_progress_q from trv_delay_meas.vhd - Offset: 0xc7c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_meas_progress_del

Auto-extracted signal trv_meas_progress_del from trv_delay_meas.vhd - Offset: 0xc80 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_delay_ctr_q

Auto-extracted signal trv_delay_ctr_q from trv_delay_meas.vhd - Offset: 0xc84 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_delay_ctr_d

Auto-extracted signal trv_delay_ctr_d from trv_delay_meas.vhd - Offset: 0xc88 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_delay_ctr_add

Auto-extracted signal trv_delay_ctr_add from trv_delay_meas.vhd - Offset: 0xc8c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_delay_ctr_q_padded

Auto-extracted signal trv_delay_ctr_q_padded from trv_delay_meas.vhd - Offset: 0xc90 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$trv_delay_meas_trv_delay_ctr_rst_d$

Auto-extracted signal trv_delay_ctr_rst_d from trv_delay_meas.vhd - Offset: 0xc94 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_delay_ctr_rst_q

Auto-extracted signal trv_delay_ctr_rst_q from trv_delay_meas.vhd - Offset: 0xc98 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_delay_ctr_rst_q_scan

Auto-extracted signal trv_delay_ctr_rst_q_scan from trv_delay_meas.vhd - Offset: 0xc9c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_ssp_shadow_ce

Auto-extracted signal ssp_shadow_ce from trv_delay_meas.vhd - Offset: 0xca0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_ssp_delay_raw

Auto-extracted signal ssp_delay_raw from trv_delay_meas.vhd - Offset: 0xca4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_ssp_delay_saturated

Auto-extracted signal ssp_delay_saturated from trv_delay_meas.vhd - Offset: 0xca8 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

trv_delay_meas_trv_delay_sum

Auto-extracted signal trv_delay_sum from $trv_delay_meas.vhd$ - Offset: 0xcac - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_select_buf_avail$

Auto-extracted signal select_buf_avail from tx_arbitrator.vhd - Offset: 0xcb0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_txtb_selected_input$

Auto-extracted signal txtb_selected_input from tx_arbitrator.vhd - Offset: 0xcb4 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_txtb_timestamp

Auto-extracted signal txtb_timestamp from tx_arbitrator.vhd - Offset: 0xcb8

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_timestamp_valid$

Auto-extracted signal timestamp_valid from tx_arbitrator.vhd - Offset: Oxcbc

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_select_index_changed$

Auto-extracted signal select_index_changed from tx_arbitrator.vhd - Offset: 0xcc0 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_validated_buffer$

Auto-extracted signal validated_buffer from tx_arbitrator.vhd - Offset: 0xcc4

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_ts_low_internal

Auto-extracted signal ts_low_internal from tx_arbitrator.vhd - Offset: 0xcc8

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_dlc_dbl_buf$

Auto-extracted signal tran_dlc_dbl_buf from tx_arbitrator.vhd - Offset: Oxccc - Reset default: Ox0 - Reset mask: Oxfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_is_rtr_dbl_buf$

Auto-extracted signal tran_is_rtr_dbl_buf from tx_arbitrator.vhd - Offset: 0xcd0 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_tran_ident_type_dbl_buf

Auto-extracted signal tran_ident_type_dbl_buf from tx_arbitrator.vhd - Offset: 0xcd4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_tran_frame_type_dbl_buf

Auto-extracted signal tran_frame_type_dbl_buf from tx_arbitrator.vhd - Offset: 0xcd8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_brs_dbl_buf$

Auto-extracted signal tran_brs_dbl_buf from tx_arbitrator.vhd - Offset: 0xcdc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_dlc_com$

Auto-extracted signal tran_dlc_com from tx_arbitrator.vhd - Offset: 0xce0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_tran_is_rtr_com

Auto-extracted signal tran_is_rtr_com from tx_arbitrator.vhd - Offset: 0xce4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_tran_ident_type_com

Auto-extracted signal tran_ident_type_com from tx_arbitrator.vhd - Offset: 0xce8 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_frame_type_com$

Auto-extracted signal tran_frame_type_com from tx_arbitrator.vhd - Offset: Oxcec - Reset default: Ox0 - Reset mask: Oxffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_brs_com$

Auto-extracted signal tran_brs_com from $tx_arbitrator.vhd$ - Offset: 0xcf0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_frame_valid_com$

Auto-extracted signal tran_frame_valid_com from tx_arbitrator.vhd - Offset: 0xcf4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tran_identifier_com$

Auto-extracted signal tran_identifier_com from $tx_arbitrator.vhd$ - Offset: 0xcf8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_load_ts_lw_addr$

Auto-extracted signal load_ts_lw_addr from tx_arbitrator.vhd - Offset: 0xcfc - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_load_ts_uw_addr$

Auto-extracted signal load_ts_uw_addr from tx_arbitrator.vhd - Offset: 0xd00 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_load_ffmt_w_addr$

Auto-extracted signal load_ffmt_w_addr from tx_arbitrator.vhd - Offset: 0xd04 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_load_ident_w_addr$

Auto-extracted signal load_ident_w_addr from tx_arbitrator.vhd - Offset: 0xd08 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_store_ts_l_w$

Auto-extracted signal store_ts_l_w from tx_arbitrator.vhd - Offset: 0xd0c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_store_md_w

Auto-extracted signal store_md_w from tx_arbitrator.vhd - Offset: 0xd10 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_store_ident_w$

Auto-extracted signal store_ident_w from tx_arbitrator.vhd - Offset: 0xd14 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_buffer_md_w$

Auto-extracted signal buffer_md_w from tx_arbitrator.vhd - Offset: 0xd18 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_store_last_txtb_index$

Auto-extracted signal store_last_txtb_index from tx_arbitrator.vhd - Offset: 0xd1c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_frame_valid_com_set$

Auto-extracted signal frame_valid_com_set from tx_arbitrator.vhd - Offset: 0xd20 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_frame_valid_com_clear$

Auto-extracted signal frame_valid_com_clear from tx_arbitrator.vhd - Offset: 0xd24 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_tx_arb_locked$

Auto-extracted signal tx_arb_locked from $tx_arbitrator.vhd$ - Offset: 0xd28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_txtb_meta_clk_en$

Auto-extracted signal txtb_meta_clk_en from tx_arbitrator.vhd - Offset: 0xd2c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_drv_tttm_ena

Auto-extracted signal drv_tttm_ena from tx_arbitrator.vhd - Offset: 0xd30 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_fsm_tx_arb_fsm_ce

Auto-extracted signal $tx_arb_fsm_ce$ from $tx_arbitrator_fsm.vhd$ - Offset: 0xd34 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_arbitrator_fsm_fsm_wait_state_d$

Auto-extracted signal fsm_wait_state_d from tx_arbitrator_fsm.vhd - Offset: 0xd38 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_arbitrator_fsm_fsm_wait_state_q

Auto-extracted signal fsm_wait_state_q from tx_arbitrator_fsm.vhd - Offset: 0xd3c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_data_cache_tx_cache_mem$

Auto-extracted signal tx_cache_mem from tx_data_cache.vhd - Offset: 0xd40 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_shift_reg_tx_sr_output

Auto-extracted signal tx_sr_output from tx_shift_reg.vhd - Offset: 0xd44 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_shift_reg_tx_sr_ce

Auto-extracted signal tx_sr_ce from $tx_shift_reg.vhd$ - Offset: 0xd48 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_shift_reg_tx_sr_pload$

Auto-extracted signal tx_sr_pload from $tx_shift_reg.vhd$ - Offset: 0xd4c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_shift_reg_tx_sr_pload_val

Auto-extracted signal $tx_sr_pload_val$ from $tx_shift_reg.vhd$ - Offset: 0xd50 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_shift_reg_tx_base_id$

Auto-extracted signal tx_base_id from $tx_shift_reg.vhd$ - Offset: 0xd54 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$tx_shift_reg_tx_ext_id$

Auto-extracted signal tx_ext_id from $tx_shift_reg.vhd$ - Offset: 0xd58 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_shift_reg_tx_crc

Auto-extracted signal tx_crc from tx_shift_reg.vhd - Offset: 0xd5c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_shift_reg_bst_ctr_grey

Auto-extracted signal bst_ctr_grey from tx_shift_reg.vhd - Offset: 0xd60 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_shift_reg_bst_parity

Auto-extracted signal bst_parity from tx_shift_reg.vhd - Offset: 0xd64 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

tx_shift_reg_stuff_count

Auto-extracted signal stuff_count from tx_shift_reg.vhd - Offset: 0xd68 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_txtb_user_accessible

Auto-extracted signal txtb_user_accessible from txt_buffer.vhd - Offset: 0xd6c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$txt_buffer_hw_cbs$

Auto-extracted signal hw_cbs from txt_buffer.vhd - Offset: 0xd70 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$txt_buffer_sw_cbs$

Auto-extracted signal sw_cbs from txt_buffer.vhd - Offset: 0xd74 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$txt_buffer_txtb_unmask_data_ram$

Auto-extracted signal txtb_unmask_data_ram from txt_buffer.vhd - Offset: 0xd78 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_txtb_port_b_data_i

Auto-extracted signal $txtb_port_b_data_i$ from $txt_buffer.vhd$ - Offset: 0xd7c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_ram_write

Auto-extracted signal ram_write from txt_buffer.vhd - Offset: 0xd80 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$txt_buffer_ram_read_address$

Auto-extracted signal ram_read_address from txt_buffer.vhd - Offset: 0xd84 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_txtb_ram_clk_en

Auto-extracted signal txtb_ram_clk_en from txt_buffer.vhd - Offset: 0xd88 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$txt_buffer_clk_ram$

Auto-extracted signal clk_ram from txt_buffer.vhd - Offset: 0xd8c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_fsm_abort_applied

Auto-extracted signal abort_applied from txt_buffer_fsm.vhd - Offset: $\tt 0xd90$

- Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_fsm_txt_fsm_ce

Auto-extracted signal txt_fsm_ce from txt_buffer_fsm.vhd - Offset: 0xd94 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_fsm_go_to_failed

Auto-extracted signal go_to_failed from txt_buffer_fsm.vhd - Offset: 0xd98 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_fsm_transient_state

Auto-extracted signal transient_state from txt_buffer_fsm.vhd - Offset: 0xd9c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_ram_port_a_address_i

Auto-extracted signal port_a_address_i from txt_buffer_ram.vhd - Offset: 0xda0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_ram_port_a_write_i

Auto-extracted signal port_a_write_i from txt_buffer_ram.vhd - Offset: 0xda4 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_ram_port_a_data_in_i

Auto-extracted signal port_a_data_in_i from txt_buffer_ram.vhd - Offset: 0xda8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_ram_port_b_address_i

Auto-extracted signal port_b_address_i from txt_buffer_ram.vhd - Offset: Oxdac - Reset default: Ox0 - Reset mask: Oxffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

txt_buffer_ram_port_b_data_out_i

Auto-extracted signal port_b_data_out_i from txt_buffer_ram.vhd - Offset: 0xdb0 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$txt_buffer_ram_tst_ena$

Auto-extracted signal tst_ena from txt_buffer_ram.vhd - Offset: 0xdb4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$txt_buffer_ram_tst_addr$

Auto-extracted signal tst_addr from txt_buffer_ram.vhd - Offset: 0xdb8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

access_signaler_be_active

Auto-extracted signal be_active from access_signaler.vhd - Offset: $\tt Oxdbc$ - Reset default: $\tt OxO$ - Reset mask: $\tt Oxffffffff$

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

access_signaler_access_in

Auto-extracted signal access_in from access_signaler.vhd - Offset: 0xdc0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

access_signaler_access_active

Auto-extracted signal access_active from access_signaler.vhd - Offset: 0xdc4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

access_signaler_access_active_reg

Auto-extracted signal access_active_reg from access_signaler.vhd - Offset: 0xdc8 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$address_decoder_addr_dec_i$

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$address_decoder_addr_dec_enabled_i$

Auto-extracted signal addr_dec_enabled_i from address_decoder.vhd - Offset: 0xd0 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

{"reg": [{"name": "value", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	value	Placeholder 32-bit field for extracted signal

$carfield_regs$

$car field_regs.md$

Summary

Name	Offset L	engt	hDescription
carfield.VERSIONO	0x0	4	Cheshire sha256 commit
carfield.VERSION1	0x4	4	Safety Island sha256 commit
carfield.VERSION2	0x8	4	Security Island sha256
			commit
carfield.VERSION3	0xc	4	PULP Cluster sha256 commit
carfield.VERSION4	0x10	4	Spatz CLuster sha256 commit
carfield.JEDEC_IDCODE	0x14	4	JEDEC ID CODE -TODO
			assign-
carfield.GENERIC_SCRATCHO	0x18	4	Scratch
carfield.GENERIC_SCRATCH1	0x1c	4	Scratch
carfield.HOST_RST	0x20	4	Host Domain reset -active
			high, inverted in HW-
carfield.PERIPH_RST	0x24	4	Periph Domain reset -active
			high, inverted in HW-
carfield.SAFETY_ISLAND_RST	0x28	4	Safety Island reset -active
			high, inverted in HW-
carfield.SECURITY_ISLAND_RST	0x2c	4	Security Island reset -active
			high, inverted in HW-
carfield.PULP_CLUSTER_RST	0x30	4	PULP Cluster reset -active
			high, inverted in HW-
carfield.SPATZ_CLUSTER_RST	0x34	4	Spatz Cluster reset -active
			high, inverted in HW-
carfield.L2_RST	0x38	4	L2 reset -active high, inverted
			in HW-
carfield.PERIPH_ISOLATE	0x3c	4	Periph Domain AXI isolate
carfield.SAFETY_ISLAND_ISOLATE	0x40	4	Safety Island AXI isolate
${\it carfield}.{\tt SECURITY_ISLAND_ISOLAT}$	$\mathbf{E}0\mathbf{x}44$	4	Security Island AXI isolate
carfield.PULP_CLUSTER_ISOLATE	0x48	4	PULP Cluster AXI isolate
${\it carfield}. {\tt SPATZ_CLUSTER_ISOLATE}$	0x4c	4	Spatz Cluster AXI isolate
carfield.L2_ISOLATE	0x50	4	L2 AXI isolate
carfield.PERIPH_ISOLATE_STATUS	0x54	4	Periph Domain AXI isolate
			status
${\tt carfield.SAFETY_ISLAND_ISOLATE_}$	SUSTATE.	4	Safety Island AXI isolate
			status
${\tt carfield}. {\tt SECURITY_ISLAND_ISOLAT}$	EOxSTATUS	3 4	Security Island AXI isolate
			status

Name	Offset I	engt	hDescription
carfield.PULP_CLUSTER_ISOLATE_S	ZUDEAOT	4	PULP Cluster AXI isolate status
${\rm carfield.SPATZ_CLUSTER_ISOLATE_}$	STAGUS	4	Spatz Cluster AXI isolate status
carfield.L2_ISOLATE_STATUS	0x68	4	L2 AXI isolate status
carfield.PERIPH_CLK_EN	0x6c	4	Periph Domain clk gate enable
carfield.SAFETY_ISLAND_CLK_EN	0x70	4	Safety Island clk gate enable
carfield.SECURITY_ISLAND_CLK_EN	0x74	4	Security Island clk gate enable
carfield.PULP_CLUSTER_CLK_EN	0x78	4	PULP Cluster clk gate enable
carfield.SPATZ_CLUSTER_CLK_EN	0x7c	4	Spatz Cluster clk gate enable
carfield.L2_CLK_EN	0x80	4	Shared L2 memory clk gate enable
carfield.PERIPH_CLK_SEL	0x84	4	Periph Domain pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll)
carfield.SAFETY_ISLAND_CLK_SEL	0x88	4	Safety Island pll select (0 -> host pll, 1 -> alt PLL, 2 ->
carfield.SECURITY_ISLAND_CLK_SE	10х8с	4	per pll) Security Island pll select (0 -> host pll, 1 -> alt PLL, 2
carfield.PULP_CLUSTER_CLK_SEL	0x90	4	-> per pll) PULP Cluster pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll)
carfield.SPATZ_CLUSTER_CLK_SEL	0x94	4	Spatz Cluster pll select (0 -> host pll, 1 -> alt PLL, 2 ->
carfield.L2_CLK_SEL	0x98	4	per pll) L2 Memory pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll)
carfield.PERIPH_CLK_DIV_VALUE	0x9c	4	Periph Domain clk divider value
carfield.SAFETY_ISLAND_CLK_DIV_carfield.SECURITY_ISLAND_CLK_DI		4	Safety Island clk divider value
carfield.PULP_CLUSTER_CLK_DIV_V	AOXUE8	4	value PULP Cluster clk divider value
carfield.SPATZ_CLUSTER_CLK_DIV_	WAXAUE	4	Spatz Cluster clk divider value
carfield.L2_CLK_DIV_VALUE	0xb0	4	L2 Memory clk divider value
carfield.HOST_FETCH_ENABLE	0xb4	4	Host Domain fetch enable
carfield.SAFETY_ISLAND_FETCH_EN		4	Safety Island fetch enable

Name Offset	Lengt	hDescription
carfield.SECURITY_ISLAND_FETCH_EDVARELE	4	Security Island fetch enable
carfield.PULP_CLUSTER_FETCH_ENABOLECO	4	PULP Cluster fetch enable
$carfield.\mathtt{SPATZ_CLUSTER_DEBUG_REQ}0xc4$	4	Spatz Cluster debug req
carfield.HOST_BOOT_ADDR 0xc8	4	Host boot address
carfield.SAFETY_ISLAND_BOOT_ADDROxcc	4	Safety Island boot address
carfield.SECURITY_ISLAND_BOOT_ADDARd0	4	Security Island boot address
carfield.PULP_CLUSTER_BOOT_ADDR 0xd4	4	PULP Cluster boot address
$carfield.\mathtt{SPATZ_CLUSTER_BOOT_ADDR0}xd8$	4	Spatz Cluster boot address
carfield.PULP_CLUSTER_BOOT_ENABLORxdc	4	PULP Cluster boot enable
carfield.SPATZ_CLUSTER_BUSY $0xe0$	4	Spatz Cluster busy
carfield.PULP_CLUSTER_BUSY 0xe4	4	PULP Cluster busy
carfield.PULP_CLUSTER_EOC 0xe8	4	PULP Cluster end of
		computation
carfield.ETH_RGMII_PHY_CLK_DIV_EDkec	4	Ethernet RGMII PHY clock
		divider enable bit
carfield.ETH_RGMII_PHY_CLK_DIV_WAXAOE	4	Ethernet RGMII PHY clock
		divider value
carfield.ETH_MDIO_CLK_DIV_EN 0xf4	4	Ethernet MDIO clock divider
		enable bit
carfield.ETH_MDIO_CLK_DIV_VALUE 0xf8	4	Ethernet MDIO clock divider
		value

VERSION0

Cheshire sha
256 commit - Offset: $\tt 0x0$ - Reset default: $\tt 0x0$ - Reset mask:
 $\tt 0xffffffff$

Fields

{"reg": [{"name": "VERSIONO", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	0x0	VERSION0	

VERSION1

Safety Island sha
256 commit - Offset: $\tt 0x4$ - Reset default:
 $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Bits	Type	Reset	Name	Description
31:0	ro	0x0	VERSION1	

VERSION2

Security Island sha
256 commit - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xfffffff

Fields

Bits	Type	Reset	Name	Description
31:0	ro	0x0	VERSION2	

VERSION3

PULP Cluster sha
256 commit - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox0}$ - Reset mask:
 ${\tt Oxffffffff}$

Fields

Bits	Type	Reset	Name	Description
31:0	ro	0x0	VERSION3	

VERSION4

Spatz CLuster sha
256 commit - Offset: $\tt 0x10$ - Reset default:
 $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

{"reg": [{"name": "VERSION4", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	0x0	VERSION4	

JEDEC_IDCODE

JEDEC ID CODE -TODO assign- - Offset: 0x14 - Reset default: 0x0 - Reset

 ${
m mask:}$ Oxfffffff

Fields

{"reg": [{"name": "JEDEC_IDCODE", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"landarian transfer of the config of the

Bits	Type	Reset	Name	Description
31:0	rw	0x0	JEDEC_IDCODE	

GENERIC_SCRATCH0

Scratch - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "GENERIC_SCRATCHO", "bits": 32, "attr": ["rw"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	rw	0x0	GENERIC_SCRATCH0	

GENERIC_SCRATCH1

Scratch - Offset: $\tt Oxlc$ - Reset default: $\tt OxO$ - Reset mask: $\tt Oxffffffff$

Bits	Type	Reset	Name	Description
31:0	rw	0x0	GENERIC_SCRATCH1	

HOST_RST

Host Domain reset -active high, inverted in HW- - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0x1

Fields

Bits	Type	Reset	Name	Description
31:1				Reserved
0	$_{ m ro}$	0x0	$HOST_RST$	

PERIPH_RST

Periph Domain reset -active high, inverted in HW- - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0x1

Fields

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	PERIPH_RST	

SAFETY_ISLAND_RST

Safety Island reset -active high, inverted in HW- - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "SAFETY_ISLAND_RST", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 3

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SAFETY_ISLAND_RST	

SECURITY_ISLAND_RST

Security Island reset -active high, inverted in HW- - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "SECURITY_ISLAND_RST", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits"

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SECURITY_ISLAND_RST	

PULP_CLUSTER_RST

PULP Cluster reset -active high, inverted in HW- - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "PULP_CLUSTER_RST", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 3:

Bits	Type	Reset	Name			Description
31:1						Reserved
0	rw	0x0	$PULP_{-}$	_CLUSTER_	_RST	

SPATZ_CLUSTER_RST

Spatz Cluster reset -active high, inverted in HW- - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "SPATZ_CLUSTER_RST", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 3

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SPATZ_CLUSTER_RST	

$L2_RST$

L2 reset -active high, inverted in HW- - Offset: 0x38 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "L2_RST", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "conf:

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	$L2_RST$	

PERIPH_ISOLATE

Periph Domain AXI isolate - Offset: $\tt 0x3c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x1$

Fields

{"reg": [{"name": "PERIPH_ISOLATE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}]

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	PERIPH_ISOLATE	

SAFETY_ISLAND_ISOLATE

Safety Island AXI isolate - Offset: 0x40 - Reset default: 0x1 - Reset mask: 0x1

{"reg": [{"name": "SAFETY_ISLAND_ISOLATE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 1, "attr": ["rw"], "rotate": ["rw

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	SAFETY_ISLAND_ISOLATE	

SECURITY_ISLAND_ISOLATE

Security Island AXI isolate - Offset: 0x44 - Reset default: 0x1 - Reset mask: 0x1

Fields

{"reg": [{"name": "SECURITY_ISLAND_ISOLATE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"b:

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	SECURITY_ISLAND_ISOLATE	

PULP_CLUSTER_ISOLATE

PULP Cluster AXI isolate - Offset: 0x48 - Reset default: 0x1 - Reset mask: 0x1

Fields

{"reg": [{"name": "PULP_CLUSTER_ISOLATE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits"

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	PULP_CLUSTER_ISOLATE	

SPATZ_CLUSTER_ISOLATE

Spatz Cluster AXI isolate - Offset: 0x4c - Reset default: 0x1 - Reset mask: 0x1

{"reg": [{"name": "SPATZ_CLUSTER_ISOLATE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 1, "attr": ["rw"], "rotate": ["rw

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	SPATZ_CLUSTER_ISOLATE	

L2_ISOLATE

L2 AXI isolate - Offset: 0x50 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "L2_ISOLATE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "o

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	$L2_ISOLATE$	

PERIPH_ISOLATE_STATUS

Periph Domain AXI isolate status - Offset: 0x54 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "PERIPH_ISOLATE_STATUS", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 1, "attr": ["rw"], "rotate": -90}, "rotate": -9

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	PERIPH_ISOLATE_STATUS	

SAFETY_ISLAND_ISOLATE_STATUS

Safety Island AXI isolate status - Offset: 0x58 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "SAFETY_ISLAND_ISOLATE_STATUS", "bits": 1, "attr": ["rw"], "rotate": -90}

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SAFETY_ISLAND_ISOLAT	E_STATUS

SECURITY_ISLAND_ISOLATE_STATUS

Security Island AXI isolate status - Offset: 0x5c - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "SECURITY_ISLAND_ISOLATE_STATUS", "bits": 1, "attr": ["rw"], "rotate": -90

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SECURITY_ISLAND_IS	OLATE_STATUS

PULP_CLUSTER_ISOLATE_STATUS

PULP Cluster AXI isolate status - Offset: 0x60 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "PULP_CLUSTER_ISOLATE_STATUS", "bits": 1, "attr": ["rw"], "rotate": -90},

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	PULP_CLUSTEF	R_ISOLATE_STATUS

SPATZ_CLUSTER_ISOLATE_STATUS

Spatz Cluster AXI isolate status - Offset: 0x64 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "SPATZ_CLUSTER_ISOLATE_STATUS", "bits": 1, "attr": ["rw"], "rotate": -90}

Bits	Type	Reset	Name Description	
31:1			Reserved	
0	rw	0x0	SPATZ_CLUSTER_ISOLATE_STATUS	

L2_ISOLATE_STATUS

L2 AXI isolate status - Offset: 0x68 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "L2_ISOLATE_STATUS", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 3

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	$L2_ISOLATE_STATUS$	

PERIPH_CLK_EN

Periph Domain clk gate enable - Offset: 0x6c - Reset default: 0x1 - Reset mask: 0x1

Fields

{"reg": [{"name": "PERIPH_CLK_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}]

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	PERIPH_CLK_EN	

SAFETY_ISLAND_CLK_EN

Safety Island clk gate enable - Offset: 0x70 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "SAFETY_ISLAND_CLK_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits"

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SAFETY_ISLAND_CLK_EN	

SECURITY_ISLAND_CLK_EN

Security Island clk gate enable - Offset: 0x74 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "SECURITY_ISLAND_CLK_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 1, "attr": ["rw"], "rotate": ["rw"], "rw"], "rotate": ["rw"], "rw"], "rw"], "rw"]

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SECURITY_ISLAND_CLK_EN	

PULP_CLUSTER_CLK_EN

PULP Cluster clk gate enable - Offset: 0x78 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "PULP_CLUSTER_CLK_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits"

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	PULP_CLUSTER_CLK_EN	

SPATZ_CLUSTER_CLK_EN

Spatz Cluster clk gate enable - Offset: 0x7c - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "SPATZ_CLUSTER_CLK_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits"

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SPATZ_CLUSTER_CLK_EN	

L2_CLK_EN

Shared L2 memory clk gate enable - Offset: 0x80 - Reset default: 0x1 - Reset mask: 0x1

Fields

{"reg": [{"name": "L2_CLK_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "co

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	$L2_CLK_EN$	

PERIPH_CLK_SEL

Periph Domain pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll) - Offset: 0x84 - Reset default: 0x2 - Reset mask: 0x3

Fields

{"reg": [{"name": "PERIPH_CLK_SEL", "bits": 2, "attr": ["rw"], "rotate": -90}, {"bits": 30}]

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x2	PERIPH_CLK_SEL	

SAFETY_ISLAND_CLK_SEL

Safety Island pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll) - Offset: 0x88 - Reset default: 0x1 - Reset mask: 0x3

{"reg": [{"name": "SAFETY_ISLAND_CLK_SEL", "bits": 2, "attr": ["rw"], "rotate": -90}, {"bits": 2, "attr": ["rw"], "rotate": -90}, "rotate": -9

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x1	SAFETY_ISLAND_CLK_SEL	

SECURITY_ISLAND_CLK_SEL

Security Island pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll) - Offset: 0x8c - Reset default: 0x1 - Reset mask: 0x3

Fields

{"reg": [{"name": "SECURITY_ISLAND_CLK_SEL", "bits": 2, "attr": ["rw"], "rotate": -90}, {"b:

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x1	SECURITY_ISLAND_CLK_SEL	

PULP_CLUSTER_CLK_SEL

PULP Cluster pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll) - Offset: 0x90 - Reset default: 0x1 - Reset mask: 0x3

Fields

{"reg": [{"name": "PULP_CLUSTER_CLK_SEL", "bits": 2, "attr": ["rw"], "rotate": -90}, {"bits"

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x1	PULP_CLUSTER_CLK_SEL	

SPATZ_CLUSTER_CLK_SEL

Spatz Cluster pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll) - Offset: 0x94 - Reset default: 0x1 - Reset mask: 0x3

{"reg": [{"name": "SPATZ_CLUSTER_CLK_SEL", "bits": 2, "attr": ["rw"], "rotate": -90}, {"bits": 2, "attr": ["rw"], "rotate": ["rw"], "rotate"

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x1	SPATZ_CLUSTER_CLK_SEL	

$L2_CLK_SEL$

L2 Memory pll select (0 -> host pll, 1 -> alt PLL, 2 -> per pll) - Offset: 0x98

- Reset default: 0x1 - Reset mask: 0x3

Fields

{"reg": [{"name": "L2_CLK_SEL", "bits": 2, "attr": ["rw"], "rotate": -90}, {"bits": 30}], "o

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x1	$L2_CLK_SEL$	

PERIPH_CLK_DIV_VALUE

Periph Domain clk divider value - Offset: 0x9c - Reset default: 0x1 - Reset

mask: Oxffffff

Fields

{"reg": [{"name": "PERIPH_CLK_DIV_VALUE", "bits": 24, "attr": ["rw"], "rotate": 0}, {"bits"

Bits	Type	Reset	Name	Description
31:24				Reserved
23:0	rw	0x1	PERIPH_CLK_DIV_VALUE	

SAFETY_ISLAND_CLK_DIV_VALUE

Safety Island clk divider value - Offset: 0xa0 - Reset default: 0x1 - Reset mask: 0xffffff

{"reg": [{"name": "SAFETY_ISLAND_CLK_DIV_VALUE", "bits": 24, "attr": ["rw"], "rotate": 0},

Bits	Type	Reset	Name	Description
31:24				Reserved
23:0	rw	0x1	SAFETY_ISLAND_CLE	_DIV_VALUE

SECURITY_ISLAND_CLK_DIV_VALUE

Security Island clk divider value - Offset: 0xa4 - Reset default: 0x1 - Reset mask: 0xffffff

Fields

{"reg": [{"name": "SECURITY_ISLAND_CLK_DIV_VALUE", "bits": 24, "attr": ["rw"], "rotate": 0}

Bits	Type	Reset	Name	Description
31:24				Reserved
23:0	rw	0x1	SECURITY_ISLAND_CLK	_DIV_VALUE

PULP_CLUSTER_CLK_DIV_VALUE

Fields

{"reg": [{"name": "PULP_CLUSTER_CLK_DIV_VALUE", "bits": 24, "attr": ["rw"], "rotate": 0}, {

Bits	Type	Reset	Name	Description
31:24				Reserved
23:0	rw	0x1	PULP_CLUST	TER_CLK_DIV_VALUE

SPATZ_CLUSTER_CLK_DIV_VALUE

Spatz Cluster clk divider value - Offset: $\tt Oxac$ - Reset default: $\tt Ox1$ - Reset mask: $\tt Oxfffffff$

{"reg": [{"name": "SPATZ_CLUSTER_CLK_DIV_VALUE", "bits": 24, "attr": ["rw"], "rotate": 0},

Bits	Type	Reset	Name	Description
31:24				Reserved
23:0	rw	0x1	SPATZ_CLUSTER_CLK	_DIV_VALUE

L2_CLK_DIV_VALUE

L2 Memory clk divider value - Offset: $\tt 0xb0$ - Reset default: $\tt 0x1$ - Reset mask: $\tt 0xfffffff$

Fields

{"reg": [{"name": "L2_CLK_DIV_VALUE", "bits": 24, "attr": ["rw"], "rotate": 0}, {"bits": 8}

Bits	Type	Reset	Name	Description
31:24				Reserved
23:0	rw	0x1	L2_CLK_DIV_VALUE	

HOST_FETCH_ENABLE

Host Domain fetch enable - Offset: 0xb4 - Reset default: 0x0 - Reset mask: 0x1

Fields

Bits	Type	Reset	Name	Description
31:1				Reserved
0	ro	0x0	HOST_FETCH_ENABLE	

SAFETY_ISLAND_FETCH_ENABLE

Safety Island fetch enable - Offset: 0xb8 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "SAFETY_ISLAND_FETCH_ENABLE", "bits": 1, "attr": ["rw"], "rotate": -90},

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SAFETY_ISLAND_FETC	H_ENABLE

SECURITY_ISLAND_FETCH_ENABLE

Security Island fetch enable - Offset: 0xbc - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "SECURITY_ISLAND_FETCH_ENABLE", "bits": 1, "attr": ["rw"], "rotate": -90}

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	SECURITY_ISLAND_FET	TCH_ENABLE

PULP_CLUSTER_FETCH_ENABLE

PULP Cluster fetch enable - Offset: 0xc0 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "PULP_CLUSTER_FETCH_ENABLE", "bits": 1, "attr": ["rw"], "rotate": -90}, {

Bits	Type	Reset	Name			Description
31:1						Reserved
0	rw	0x0	PULP_C	LUSTER_	FETCH_	_ENABLE

SPATZ_CLUSTER_DEBUG_REQ

Spatz Cluster debug req - Offset: 0xc4 - Reset default: 0x0 - Reset mask: 0x3

{"reg": [{"name": "SPATZ_CLUSTER_DEBUG_REQ", "bits": 2, "attr": ["rw"], "rotate": -90}, {"b:

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x0	SPATZ_CLUSTER_DEBUG_REQ	

HOST_BOOT_ADDR

Host boot address - Offset: 0xc8 - Reset default: 0x1000 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "HOST_BOOT_ADDR", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"I

Bits	Type	Reset	Name	Description
31:0	rw	0x1000	HOST_BOOT_ADDR	

SAFETY_ISLAND_BOOT_ADDR

Safety Island boot address - Offset: 0xcc - Reset default: 0x70000000 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "SAFETY_ISLAND_BOOT_ADDR", "bits": 32, "attr": ["rw"], "rotate": 0}], "con

Bits	Type	Reset	Name	Description
31:0	rw	0x70000000	SAFETY_ISLAND_	_BOOT_ADDR

SECURITY_ISLAND_BOOT_ADDR

Security Island boot address - Offset: 0xd0 - Reset default: 0x70000000 - Reset mask: 0xffffffff

{"reg": [{"name": "SECURITY_ISLAND_BOOT_ADDR", "bits": 32, "attr": ["rw"], "rotate": 0}], "o

Bits	Type	Reset	Name	Description
31:0	rw	0x70000000	SECURITY_ISLAND_	_BOOT_ADDR

PULP_CLUSTER_BOOT_ADDR

PULP Cluster boot address - Offset: $\tt 0xd4$ - Reset default: $\tt 0x70000000$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "PULP_CLUSTER_BOOT_ADDR", "bits": 32, "attr": ["rw"], "rotate": 0}], "con:

Bits	Type	Reset	Name	Description
31:0	rw	0x70000000	PULP_	_CLUSTER_BOOT_ADDR

SPATZ_CLUSTER_BOOT_ADDR

Spatz Cluster boot address - Offset: $\tt Oxd8$ - Reset default: $\tt Ox70000000$ - Reset mask: $\tt Oxffffffff$

Fields

{"reg": [{"name": "SPATZ_CLUSTER_BOOT_ADDR", "bits": 32, "attr": ["rw"], "rotate": 0}], "con

Bits	Type	Reset	Name	Description
31:0	rw	0x70000000	SPATZ_CLUSTER_	_BOOT_ADDR

PULP_CLUSTER_BOOT_ENABLE

PULP Cluster boot enable - Offset: ${\tt Oxdc}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Ox1}$

{"reg": [{"name": "PULP_CLUSTER_BOOT_ENABLE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"I

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	PULP_CLUSTER_BOOT_ENABLE	

SPATZ_CLUSTER_BUSY

Spatz Cluster busy - Offset: 0xe0 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "SPATZ_CLUSTER_BUSY", "bits": 1, "attr": ["ro"], "rotate": -90}, {"bits":

Bits	Type	Reset	Name	Description
31:1				Reserved
0	ro	0x0	SPATZ_CLUSTER_BUSY	

PULP_CLUSTER_BUSY

PULP Cluster busy - Offset: 0xe4 - Reset default: 0x0 - Reset mask: 0x1

Fields

Bits	Type	Reset	Name	Description
31:1				Reserved
0	ro	0x0	PULP_CLUSTER_BUSY	

PULP_CLUSTER_EOC

PULP Cluster end of computation - Offset: 0xe8 - Reset default: 0x0 - Reset mask: 0x1

{"reg": [{"name": "PULP_CLUSTER_EOC", "bits": 1, "attr": ["ro"], "rotate": -90}, {"bits": 3:

Bits	Type	Reset	Name	Description
31:1				Reserved
0	ro	0x0	PULP_CLUSTER_EOC	

ETH_RGMII_PHY_CLK_DIV_EN

Ethernet RGMII PHY clock divider enable bit - Offset: 0xec - Reset default: 0x1 - Reset mask: 0x1

Fields

{"reg": [{"name": "ETH_RGMII_PHY_CLK_DIV_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"I

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	ETH_RGMII_PHY_CLK_DIV_EN	

ETH_RGMII_PHY_CLK_DIV_VALUE

Ethernet RGMII PHY clock divider value - Offset: 0xf0 - Reset default: 0x64 - Reset mask: 0xffffff

Fields

{"reg": [{"name": "ETH_RGMII_PHY_CLK_DIV_VALUE", "bits": 20, "attr": ["rw"], "rotate": 0},

Bits	Type	Reset	Name	Description
31:20				Reserved
19:0	rw	0x64	ETH_RGMII_PHY_CLK_	DIV_VALUE

ETH_MDIO_CLK_DIV_EN

Ethernet MDIO clock divider enable bit - Offset: 0xf4 - Reset default: 0x1 - Reset mask: 0x1

{"reg": [{"name": "ETH_MDIO_CLK_DIV_EN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits"

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x1	ETH_MDIO_CLK_DIV_EN	

${\bf ETH_MDIO_CLK_DIV_VALUE}$

Ethernet MDIO clock divider value - Offset: $\tt 0xf8$ - Reset default: $\tt 0x64$ - Reset mask: $\tt 0xfffff$

Fields

{"reg": [{"name": "ETH_MDIO_CLK_DIV_VALUE", "bits": 20, "attr": ["rw"], "rotate": 0}, {"bits": 20, "attr": ["rw"], "rotate": ["rw"], "rotate

Bits	Type	Reset	Name	Description
31:20				Reserved
19:0	rw	0x64	ETH_MDIO_CLK_DIV_VALUE	

cheshire

${\bf registers.md}$

Summary

Name	Offset	Length	Description
cheshire.scratch_0	0x0	4	Registers for use by software
cheshire.scratch_1	0x4	4	Registers for use by software
cheshire.scratch_2	0x8	4	Registers for use by software
cheshire.scratch_3	0xc	4	Registers for use by software
cheshire.scratch_4	0x10	4	Registers for use by software
cheshire.scratch_5	0x14	4	Registers for use by software
cheshire.scratch_6	0x18	4	Registers for use by software
cheshire.scratch_7	0x1c	4	Registers for use by software
cheshire.scratch_8	0x20	4	Registers for use by software
cheshire.scratch 9	0x24	4	Registers for use by software

Name	Offset	Length	Description
cheshire.scratch_10	0x28	4	Registers for use by software
cheshire.scratch_11	0x2c	4	Registers for use by software
cheshire.scratch_12	0x30	4	Registers for use by software
cheshire.scratch_13	0x34	4	Registers for use by software
cheshire.scratch_14	0x38	4	Registers for use by software
cheshire.scratch_15	0x3c	4	Registers for use by software
cheshire.boot_mode	0x40	4	Method to load boot code
			(connected to input pins)
cheshire.rtc_freq	0x44	4	Frequency (Hz) configured for
			RTC
cheshire.platform_rom	0x48	4	Address of platform ROM
cheshire.num_int_harts	0x4c	4	Number of internal harts
cheshire.hw_features	0x50	4	Specifies which hardware
			features are available
cheshire.llc_size	0x54	4	Total size of LLC in bytes
cheshire.vga_params	0x58	4	VGA hardware parameters

$\operatorname{scratch}$

Registers for use by software - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
scratch_0	0x0
$scratch_1$	0x4
$scratch_2$	0x8
$scratch_3$	0xc
$scratch_4$	0x10
$scratch_5$	0x14
$scratch_6$	0x18
$scratch_7$	0x1c
scratch_8	0x20
$scratch_9$	0x24
$scratch_10$	0x28
$scratch_11$	0x2c
$scratch_12$	0x30
$scratch_13$	0x34
$scratch_14$	0x38
scratch_15	0x3c

{"reg": [{"name": "scratch", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name	Description
31:0	rw	0x0	scratch	Registers for use by software

$boot_mode$

Method to load boot code (connected to input pins) - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0x3

Fields

{"reg": [{"name": "boot_mode", "bits": 2, "attr": ["ro"], "rotate": -90}, {"bits": 30}], "co

Bits	Type	Reset	Name
31:2			Reserved
1:0	$_{ m ro}$	X	$boot_mode$

$boot_mode \ . \ boot_mode$

Method to load boot code (connected to input pins)

Value	Name	Description
0x0	passive	Wait for external preload and launch
0x1	spi_sdcard	Boot from SD Card in SPI mode
0x2	spi_s25fs512s	Boot from S25FS512S SPI NOR flash
0x3	i2c_24xx1025	Boot from 24xx1025 I2C EEPROM

rtc_freq

Frequency (Hz) configured for RTC - Offset: 0x44 - Reset default: 0x0 - Reset

 ${
m mask:}$ Oxfffffff

{"reg": [{"name": "ref_freq", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	Х	ref_freq	Frequency (Hz) configured for RTC

platform_rom

Address of platform ROM - Offset: $\tt 0x48$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "platform_rom", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"landarian transfer of the configuration of the

Bits	Type	Reset	Name	Description
31:0	ro	X	platform_rom	Address of platform ROM

num_int_harts

Number of internal harts - Offset: 0x4c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:0	ro	x	num_harts	Number of internal harts

hw_features

Specifies which hardware features are available - Offset: 0x50 - Reset default: 0x0 - Reset mask: 0x1fff

{"reg": [{"name": "bootrom", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "llc", "bits": 1, "attr": ["ro"], "bits": ["ro"], "bits":

Bits	Type	Reset	Name	Description
31:13				Reserved
12	ro	X	bus_err	Whether UNBENT is available
11	ro	X	irq_router	Whether IRQ router is available
10	ro	X	clic	Whether CLIC is available
9	ro	X	axirt	Whether AXI RT is available
8	ro	X	vga	Whether VGA is available
7	ro	X	$serial_link$	Whether serial link is available
6	ro	X	dma	Whether DMA is available
5	ro	X	gpio	Whether GPIO is available
4	ro	X	i2c	Whether I2C is available
3	ro	X	$\mathrm{spi}_\mathrm{host}$	Whether SPI host is available
2	ro	X	uart	Whether UART is available
1	ro	X	llc	Whether LLC is available
0	ro	X	bootrom	Whether boot ROM is available

llc_size

Total size of LLC in bytes - Offset: 0x54 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "llc_size", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	X	llc_size	Total size of LLC in bytes

vga_params

VGA hardware parameters - Offset: ${\tt 0x58}$ - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffff}$

{"reg": [{"name": "red_width", "bits": 8, "attr": ["ro"], "rotate": 0}, {"name": "green_width", "bits": 8, "attr": ["ro"], "rotate": ["ro"], "ro"], "rotate": ["ro"], "rotate": ["ro"], "rotate": ["ro"], "rotate": ["ro"], "ro

Bits	Type	Reset	Name	Description
31:24				Reserved
23:16	ro	X	$blue_width$	Blue channel width
15:8	ro	X	$green_width$	Green channel width
7:0	$_{ m ro}$	X	red_width	Red channel width

clic

 ${\bf clicint_registers.md}$

Summary

Name	Offset	Length	Description
CLICINT.CLICINT	0x0	4	CLIC interrupt pending, enable, attribute and control

CLICINT

CLIC interrupt pending, enable, attribute and control - Offset: 0x0 - Reset default: 0xc00000 - Reset mask: 0xffc70101

Fields

{"reg": [{"name": "IP", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 7}, {"name": "I

Bits	Type	Reset	Name	Description
31:24	rw	0x0	CTL	interrupt control for interrupt
23:22	rw	0x3	$\mathrm{ATTR}_{_}$	MODE ilege mode of this interrupt
21:19				Reserved
18:17	rw	0x0	$\mathrm{ATTR}_{_}$	_TREecify trigger type for this interrupt
16	rw	0x0	$\mathrm{ATTR}_{_}$	_SHVenable hardware vectoring for this
				interrupt
15:9				Reserved
8	rw	0x0	IE	interrupt enable for interrupt

Bits	Type	Reset	Name	Description
7:1				Reserved
0	rw	0x0	IP	interrupt pending for interrupt

${\bf clictv_registers.md}$

Summary

Name	Offset	Length	Description
CLICINTV.CLICINTV	0x0	4	CLIC interrupt virtualization

CLICINTV

CLIC interrupt virtualization - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xfdfdfdfd

Fields

{"reg": [{"name": "V0", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 1}, {"name": "V3"

Bits	Type	Reset	Name	Description
31:26	rw	0x0	VSID3	interrupt VS id
25				Reserved
24	rw	0x0	V3	interrupt delegated to VS-mode
23:18	rw	0x0	VSID2	interrupt VS id
17				Reserved
16	rw	0x0	V2	interrupt delegated to VS-mode
15:10	rw	0x0	VSID1	interrupt VS id
9				Reserved
8	rw	0x0	V1	interrupt delegated to VS-mode
7:2	rw	0x0	VSID0	interrupt VS id
1				Reserved
0	rw	0x0	V0	interrupt delegated to VS-mode

 ${\bf clicvs_registers.md}$

Summary

Name	Offset	Length	Description
CLICVS.vsprio	0x0	4	CLIC virtual supervisor
			priority

vsprio

CLIC virtual supervisor priority - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0x1010101

Fields

{"reg": [{"name": "prio0", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 7}, {"name":

Bits	Type	Reset	Name	Description
31:25				Reserved
24	rw	0x0	prio3	VS3 priority
23:17				Reserved
16	rw	0x0	prio2	VS2 priority
15:9				Reserved
8	rw	0x0	prio1	VS1 priority
7:1				Reserved
0	rw	0x0	prio0	VS0 priority

$mclic_registers.md$

Summary

Name	Offset	Length	Description
MCLIC.MCLICCFG MCLIC.CLICMNXTICONF	0x0 0x4		CLIC configuration CLIC enable mnxti irq forwarding logic

MCLICCFG

CLIC configuration - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xff0f003f

{"reg": [{"name": "mnlbits", "bits": 4, "attr": ["rw"], "rotate": -90}, {"name": "nmbits", "

Bits	Type	Reset	Name	Description
31:28	ro	0x0	reserved	reserved
27:24	rw	0x0	unlbits	number of privilege mode bits in user mode
23:20				Reserved
19:16	rw	0x0	snlbits	number of privilege mode bits in supervisor mode
15:6				Reserved
5:4	rw	0x0	nmbits	number of privilege mode bits
3:0	rw	0x0	mnlbits	number of interrupt level bits in machine mode

CLICMNXTICONF

CLIC enable m
nxti irq forwarding logic - Offset: 0x4 - Reset default:
 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "CLICMNXTICONF", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}]

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	CLICMNXTICONF	

clint

registers.md

Summary

Name	Offset	Length	Description
CLINT.MSIP_0	0x0	4	Machine Software
			Interrupt Pending
CLINT.MSIP_1	0x4	4	Machine Software
			Interrupt Pending
CLINT.MTIMECMP_LOWO	0x4000	4	Machine Timer Compare
			for Core 0
CLINT.MTIMECMP_HIGHO	0x4004	4	Machine Timer Compare
			for Core 0
CLINT.MTIMECMP_LOW1	0x4008	4	Machine Timer Compare
			for Core 1
CLINT.MTIMECMP_HIGH1	0x400c	4	Machine Timer Compare
			for Core 1
CLINT.MTIME_LOW	0xbff8	4	Timer Register Low
CLINT.MTIME_HIGH	0xbffc	4	Timer Register High

MSIP

Machine Software Interrupt Pending - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
MSIP_0	0x0
$MSIP_1$	0x4

Fields

{"reg": [{"name": "P", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "RSVD", "bits": 3

Bits	Type	Reset	Name	Description
31:1 0	ro rw	0x0 $0x0$	RSVD P	Reserved Machine Software Interrupt Pending

MTIMECMP_LOW0

Machine Timer Compare for Core 0 - Offset: 0x4000 - Reset default: 0x0 -

 ${\rm Reset\ mask:\ \tt Oxfffffff}$

{"reg": [{"name": "MTIMECMP_LOW", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"landarian transfer of the config of the

Bits	Type	Reset	Name	Description
31:0	rw	0x0	MTIMECMP_	_NOWhine Time Compare (Low) Core 0

MTIMECMP_HIGH0

Machine Timer Compare for Core 0 - Offset: 0x4004 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "MTIMECMP_HIGH", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lattr": ["rw"], "rotate": 0}], "config": ["rotate": ["rw"], "rotate": 0}], "config": ["rotate": ["rw"], "rotate": ["rw"], "rw"], "rotate": ["rw"], "rotate": ["rw"], "rotate": ["rw"], "rotate": ["rw"], "rotate":

Bits	Type	Reset	Name	Description
31:0	rw	0x0	MTIMECMP_	_HMGdhine Time Compare (High)
				Core 0

MTIMECMP_LOW1

Machine Timer Compare for Core 1 - Offset: 0x4008 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "MTIMECMP_LOW", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"landary to the config of the config of

Bits	Type	Reset	Name	Description
31:0	rw	0x0	MTIMECMP_	_NOWhine Time Compare (Low) Core 1

MTIMECMP_HIGH1

Machine Timer Compare for Core 1 - Offset: 0x400c - Reset default: 0x0 -

 ${\rm Reset\ mask:\ \tt Oxfffffff}$

{"reg": [{"name": "MTIMECMP_HIGH", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"la

Bits	Type	Reset	Name	Description
31:0	rw	0x0	MTIMECMI	P_HMGHhine Time Compare (High) Core 1

$MTIME_LOW$

Fields

{"reg": [{"name": "MTIME_LOW", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x0	MTIME_LOW	Machine Time (Low)

MTIME_HIGH

Timer Register High - Offset: Oxbffc - Reset default: OxO - Reset mask: Oxffffffff

Fields

{"reg": [{"name": "MTIME_HIGH", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes

Bits	Type	Reset	Name	Description
31:0	rw	0x0	MTIME_HIGH	Machine Time (High)

ethernet

${\bf registers.md}$

Summary

Name Offse	et Length	Description
eth_framing.CONFIGCO	4	Configures the lower 4 bytes of the devices
		MAC address
eth_framing.CONFI@x4	4	Configures the: upper 2 bytes of the devices
		MAC address, promiscuous flag, MDIO
		interface
eth_framing.CONFIG28	4	The FCS TX status
eth_framing.CONFIC&c	4	The FCS RX status

CONFIG0

Configures the lower 4 bytes of the devices MAC address - Offset: 0x0 - Reset default: 0x890702 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "lower_mac_address", "bits": 32, "attr": ["rw"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	rw	0x890702	lower_	_mac_addr dss wer 32 bit of the devices MAC address

CONFIG1

Configures the: upper 2 bytes of the devices MAC address, promiscuous flag, MDIO interface - Offset: 0x4 - Reset default: 0x2301 - Reset mask: 0xfffff

Fields

Bits	Type	Reset	Name	Description
31:20				Reserved
19	rw	0x0	phy_mdio_oe	MDIO output enable
18	rw	0x0	phy_mdio_o	MDIO output
17	rw	0x0	phy_mdclk	MDIO clock
16	rw	0x0	promiscuous	promiscuous flag
15:0	rw	0x2301	$upper_mac_ado$	dresper 16 bit of the devices
				MAC address

CONFIG2

The FCS TX status - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "tx_fcs_reg", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes

Bits	Type	Reset	Name	Description
31:0	ro	0x0	tx_fcs_reg	FCS TX status

CONFIG3

The FCS RX status - Offset: 0xc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "rx_fcs_reg", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lane

Bits	Type	Reset	Name	Description
31:0	ro	0x0	rx_fcs_reg	FCS RX status

$fp_cluster$

 ${\bf registers.md}$

Summary

Name Offse	et LengthDescription
spatz_cluster_peripheral.PERFO_XCOU	JNTE8_EFABILE@particular performance
	counter and start tracking.
spatz_cluster_peripheral.PERFO_xXXVU	INTER_ENTABILE particular performance
	counter and start tracking.
spatz_cluster_peripheral.HARTO_SKL	LECT80 Select from which hart in the
	cluster, starting from 0,
spatz cluster peripheral.HARTOSES	LECT§1 Select from which hart in the
. – – –	cluster, starting from 0,
spatz cluster peripheral.PERFOx200	
· = · ·	corresponding
	PERF COUNTER ENABLE bits
	depending on what
spatz_cluster_peripheral.PERFO_x280	
· · _	corresponding
	PERF_COUNTER_ENABLE bits
	depending on what
spatz_cluster_peripheral.CL_CLXXI	1 0
	Writing a 1 at location i sets the
	cluster-local interrupt
spatz cluster peripheral.CL CLX38	C_CL&ARClear bits in the cluster-local
	CLINT. Writing a 1 at location i
	clears the cluster-local interrupt
spatz cluster peripheral.HW_BARRI	-
	this register will block until all
	cores have
spatz_cluster_peripheral.ICACHE18	
opacs_cratter_peripretar.remaile	instruction cache.
spatz cluster peripheral.SPATCX501	
<u> </u>	BOOS_CONTROLS the cluster boot process.

${\bf PERF_COUNTER_ENABLE}$

Enable particular performance counter and start tracking. - Reset default: 0x0 - Reset mask: 0x7fffffff

Instances

Name	Offset
PERF_COUNTER_ENABLE_0	0x0
PERF_COUNTER_ENABLE_0 PERF_COUNTER_ENABLE_1	0x0 $0x8$

${\bf Fields}$

{"reg": [{"name": "CYCLE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "TCDM_ACCESSI

Bits	Type	Reset	Name
63:31			Reserved
30	rw	0x0	ICACHE_STALL
29	rw	0x0	ICACHE_DOUBLE_HIT
28	rw	0x0	ICACHE_PREFETCH
27	rw	0x0	ICACHE_HIT
26	rw	0x0	ICACHE_MISS
25	rw	0x0	DMA_BUSY
24	rw	0x0	DMA_B_DONE
23	rw	0x0	DMA_W_BW
22	rw	0x0	DMA_W_DONE
21	rw	0x0	DMA_R_BW
20	rw	0x0	DMA_R_DONE
19	rw	0x0	DMA_AR_BW
18	rw	0x0	DMA_AR_DONE
17	rw	0x0	DMA_AW_BW
16	rw	0x0	DMA_AW_DONE
15	rw	0x0	DMA_BUF_R_STALL
14	rw	0x0	DMA_BUF_W_STALL
13	rw	0x0	$\mathrm{DMA}_{\mathrm{W}}\mathrm{STALL}$
12	rw	0x0	DMA_R_STALL
11	rw	0x0	DMA_AR_STALL
10	rw	0x0	DMA_AW_STALL
9	rw	0x0	RETIRED_ACC
8	rw	0x0	RETIRED_I
7	rw	0x0	RETIRED_LOAD
6	rw	0x0	RETIRED_INSTR
5	rw	0x0	ISSUE_CORE_TO_FPU
4	rw	0x0	ISSUE_FPU_SEQ
3	rw	0x0	ISSUE_FPU
2	rw	0x0	TCDM_CONGESTED
1	rw	0x0	TCDM_ACCESSED
0	rw	0x0	CYCLE

${\tt PERF_COUNTER_ENABLE}\;.\; {\tt ICACHE_STALL}\;$

Incremented for instruction cache stalls. This is a hart-local signal

PERF_COUNTER_ENABLE . ICACHE_DOUBLE_HIT

Incremented for instruction cache double hit. This is a hart-local signal

PERF_COUNTER_ENABLE . ICACHE_PREFETCH

Incremented for instruction cache prefetches. This is a hart-local signal

PERF_COUNTER_ENABLE . ICACHE_HIT

Incremented for instruction cache hits. This is a hart-local signal

PERF_COUNTER_ENABLE . ICACHE_MISS

Incremented for instruction cache misses. This is a hart-local signal

PERF_COUNTER_ENABLE . DMA_BUSY

Incremented whenever DMA is busy. This is a DMA-local signal

PERF_COUNTER_ENABLE . DMA_B_DONE

Incremented whenever B handshake occurs. This is a DMA-local signal

PERF_COUNTER_ENABLE . DMA_W_BW

Whenever W handshake occurs, the counter is incremented by the number of bytes transfered in this cycle *This is a DMA-local signal*

PERF_COUNTER_ENABLE . DMA_W_DONE

Incremented whenvever W handshake occurs. This is a DMA-local signal

PERF_COUNTER_ENABLE . DMA_R_BW

Whenever R handshake occurs, the counter is incremented by the number of bytes transfered in this cycle *This is a DMA-local signal*

PERF_COUNTER_ENABLE . DMA_R_DONE

Incremented whenever R handshake occurs. This is a DMA-local signal

PERF_COUNTER_ENABLE . DMA_AR_BW

Whenever AR handshake occurs, the counter is incremented by the number of bytes transfered for this transaction *This is a DMA-local signal*

PERF_COUNTER_ENABLE.DMA_AR_DONE

Incremented whenever AR handshake occurs. This is a DMA-local signal

PERF_COUNTER_ENABLE . DMA_AW_BW

Whenever AW handshake occurs, the counter is incremented by the number of bytes transferred for this transaction *This is a DMA-local signal*

PERF_COUNTER_ENABLE . DMA_AW_DONE

Incremented whenever AW handshake occurs. This is a DMA-local signal

PERF_COUNTER_ENABLE.DMA_BUF_R_STALL

Incremented whenever r_valid = 1 but r_ready = 0. This is a DMA-local signal

PERF_COUNTER_ENABLE.DMA_BUF_W_STALL

Incremented whenever w_ready = 1 but w_valid = 0. This is a DMA-local signal

PERF_COUNTER_ENABLE . DMA_W_STALL

Incremented whenever w_valid = 1 but w_ready = 0. This is a DMA-local signal

PERF_COUNTER_ENABLE.DMA_R_STALL

Incremented whenever r_ready = 1 but r_valid = 0. This is a DMA-local signal

PERF_COUNTER_ENABLE . DMA_AR_STALL

Incremented whenever ar_valid = 1 but ar_ready = 0. This is a DMA-local signal

PERF_COUNTER_ENABLE.DMA_AW_STALL

Incremented whenever aw_valid = 1 but aw_ready = 0. This is a DMA-local signal

PERF_COUNTER_ENABLE . RETIRED_ACC

Offloaded instructions retired by the core. This is a hart-local signal.

PERF_COUNTER_ENABLE . RETIRED_I

Base instructions retired by the core. This is a hart-local signal.

PERF_COUNTER_ENABLE . RETIRED_LOAD

Load instructions retired by the core. This is a hart-local signal.

PERF_COUNTER_ENABLE . RETIRED_INSTR

Instructions retired by the core. This is a hart-local signal.

PERF_COUNTER_ENABLE . ISSUE_CORE_TO_FPU

Incremented whenever the core issues an FPU instruction. This is a hart-local signal.

PERF_COUNTER_ENABLE . ISSUE_FPU_SEQ

Incremented whenever the FPU Sequencer issues an FPU instruction. Might be non available if the hardware doesn't support FREP. This is a hart-local signal.

PERF_COUNTER_ENABLE . ISSUE_FPU

Core operations performed in the FPU. This is a hart-local signal.

PERF_COUNTER_ENABLE . TCDM_CONGESTED

Incremented whenever an access two ards the TCDM is made but the arbitration logic didn't grant the access (due to congestion). Is strictly less than TCDM_ACCESSED. This is a cluster-global signal.

PERF_COUNTER_ENABLE.TCDM_ACCESSED

Increased whenever the TCDM is accessed. Each individual access is tracked, so if n cores access the TCDM, n will be added. Accesses are tracked at the TCDM, so it doesn't matter whether the cores or the for example the SSR hardware accesses the TCDM. This is a cluster-global signal.

PERF COUNTER ENABLE. CYCLE

Cycle counter. Counts up as long as the cluster is powered.

HART_SELECT

Select from which hart in the cluster, starting from 0, the event should be counted. For each performance counter the cores can be selected individually. If a hart greater than the clusters total hart size is selected the selection will wrap and the hart corresponding to hart_select % total_harts_in_cluster will be selected. - Reset default: 0x0 - Reset mask: 0x3ff

Instances

Name	Offset
HART_SELECT_0	0x10
HART_SELECT_1	0x18

Fields

{"reg": [{"name": "HART_SELECT", "bits": 10, "attr": ["rw"], "rotate": -90}, {"bits": 54}],

Bits	Type	Reset	Name	Description
63:10 9:0	rw	0x0	${ m HART}_{-}$	Reserved _SELISCIEct source of per-hart performance
				counter

PERF_COUNTER

Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending on what performance metric you would like to track. - Reset default: 0x0 - Reset mask: 0xfffffffffff

Instances

Name	Offset
PERF_COUNTER_0	0x20
PERF_COUNTER_1	0x28

Fields

{"reg": [{"name": "PERF_COUNTER", "bits": 48, "attr": ["rw"], "rotate": 0}, {"bits": 16}],

Bits	Type	Reset	Name	Description
63:48				Reserved
47:0	rw	X	PERF_COUNTER	Performance counter

CL_CLINT_SET

Set bits in the cluster-local CLINT. Writing a 1 at location i sets the cluster-local interrupt of hart i, where i is relative to the first hart in the cluster, ignoring the cluster base hart ID. - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0xfffffffff

Fields

{"reg": [{"name": "CL_CLINT_SET", "bits": 32, "attr": ["wo"], "rotate": 0}, {"bits": 32}], '

Bits	Type	Reset	Name	Description
63:32 31:0	wo	x	CL_CLI	Reserved NT_S\ cluster-local interrupt of hart i

CL_CLINT_CLEAR

Clear bits in the cluster-local CLINT. Writing a 1 at location i clears the cluster-local interrupt of hart i, where i is relative to the first hart in the cluster, ignoring the cluster base hart ID. - Offset: 0x38 - Reset default: 0x0 - Reset mask: 0xfffffffff

Fields

{"reg": [{"name": "CL_CLINT_CLEAR", "bits": 32, "attr": ["wo"], "rotate": 0}, {"bits": 32}]

Bits	Type	Reset	Name	Description
63:32 31:0	wo	x	CL_CLIN	Reserved NT_CKBAR cluster-local interrupt of hart i

HW_BARRIER

Hardware barrier register. Loads to this register will block until all cores have performed the load. At this stage we know that they reached the same point in the control flow, i.e., the cores are synchronized. - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "HW_BARRIER", "bits": 32, "attr": ["ro"], "rotate": 0}, {"bits": 32}], "co

Bits	Type	Reset	Name	Description
63:32				Reserved
31:0	ro	X	$HW_BARRIER$	Hardware barrier register.

ICACHE_PREFETCH_ENABLE

Controls prefetching of the instruction cache. - Offset: 0x48 - Reset default: 0x1 - Reset mask: 0x1

{"reg": [{"name": "ICACHE_PREFETCH_ENABLE", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 1, "attr": ["wo"], "rotate": -90}, "rotate": -90},

Bits	Type	Reset	Name	Description
63:1	wo	0x1	ICACHE_I	Reserved PREFETCH <u>HENIA/Bile</u> Barrier register.

SPATZ_STATUS

Sets the status of the Spatz cluster. - Offset: 0x50 - Reset default: 0x0 - Reset mask: 0x1

Fields

 $\begin{tabular}{ll} \end{tabular} $$ \end{tabular} $$$ \end{tab$

Bits	Type	Reset	Name	Description
63:1	wo	0x0	SPATZ	Reserved CLUSTERadraceBeae cluster is computing a kernel.

$CLUSTER_BOOT_CONTROL$

Controls the cluster boot process. - Offset: 0x58 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "ENTRY_POINT", "bits": 32, "attr": ["rw"], "rotate": 0}, {"bits": 32}], "o

Bits	Type	Reset	Name	Description
63:32 31:0	rw	0x0	ENTRY_	Reserved POINFost-bootstrapping entry point.

 ${
m gpio}$ ${
m registers.md}$

Summary

Name	Offset	Length	Description
gpio.INTR_STATE	0x0	4	Interrupt State Register
gpio.INTR_ENABLE	0x4	4	Interrupt Enable Register
gpio.INTR_TEST	0x8	4	Interrupt Test Register
gpio.ALERT_TEST	0xc	4	Alert Test Register
gpio.DATA_IN	0x10	4	GPIO Input data read value
gpio.DIRECT_OUT	0x14	4	GPIO direct output data write value
gpio.MASKED_OUT_LOWER	0x18	4	GPIO write data lower with mask.
gpio.MASKED_OUT_UPPER	0x1c	4	GPIO write data upper with mask.
gpio.DIRECT_OE	0x20	4	GPIO Output Enable.
gpio.MASKED_OE_LOWER	0x24	4	GPIO write Output Enable lower with mask.
gpio.MASKED_OE_UPPER	0x28	4	GPIO write Output Enable upper with mask.
gpio.INTR_CTRL_EN_RISING	0x2c	4	GPIO interrupt enable for GPIO, rising edge.
gpio.INTR_CTRL_EN_FALLING	0x30	4	GPIO interrupt enable for GPIO, falling edge.
gpio.INTR_CTRL_EN_LVLHIGH	0x34	4	GPIO interrupt enable for GPIO, level high.
gpio.INTR_CTRL_EN_LVLLOW	0x38	4	GPIO interrupt enable for GPIO, level low.
gpio.CTRL_EN_INPUT_FILTER	0x3c	4	filter enable for GPIO input bits.

INTR_STATE

Interrupt State Register - Offset: $\tt 0x0$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

```
{"reg": [{"name": "gpio", "bits": 32, "attr": ["rw1c"], "rotate": 0}], "config": {"lanes": 1
```

Bits	Type	Reset	Name	Description
31:0	rw1c	0x0	gpio	raised if any of GPIO pin detects configured interrupt mode

INTR_ENABLE

Interrupt Enable Register - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "gpio", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1,

Bits	Type	Reset	Name	Description
31:0	rw	0x0	gpio	Enable interrupt when corresponding bit in
				INTR_STATE.gpio is set.

$INTR_TEST$

Interrupt Test Register - Offset: $\tt 0x8$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

Bits	Type	Reset	Name	Description
31:0	wo	0x0	gpio	Write 1 to force corresponding bit in INTR STATE.gpio to 1.

ALERT_TEST

Alert Test Register - Offset: Oxc - Reset default: Ox0 - Reset mask: Ox1

{"reg": [{"name": "fatal_fault", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], '

Bits	Type	Reset	Name	Description
31:1	wo	0x0	fatal_fault	Reserved Write 1 to trigger one alert event of this kind.

DATA_IN

GPIO Input data read value - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "DATA_IN", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name	Description
31:0	ro	X	DATA_IN	

DIRECT_OUT

GPIO direct output data write value - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "DIRECT_OUT", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes

Bits	Type	Reset	Name	Description
31:0	rw	X	DIRECT_OUT	

MASKED_OUT_LOWER

GPIO write data lower with mask.

Masked write for DATA_OUT[15:0].

Upper 16 bits of this register are used as mask. Writing lower 16 bits of the register changes DATA_OUT[15:0] value if mask bits are set.

Read-back of this register returns upper 16 bits as zero and lower 16 bits as DATA_OUT[15:0]. - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "data", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "mask", "bits"

Bits	Type	Reset	Name	Description
31:16	wo	X	mask	Write data mask[15:0]. A value of 1 in mask[i] allows the updating of DATA_OUT[i], 0 <= i <=
15:0	rw	x	data	Write data value[15:0]. Value to write into DATA_OUT[i], valid in the presence of mask[i]==1

MASKED_OUT_UPPER

GPIO write data upper with mask.

Masked write for DATA_OUT[31:16].

Upper 16 bits of this register are used as mask. Writing lower 16 bits of the register changes DATA_OUT[31:16] value if mask bits are set.

Read-back of this register returns upper 16 bits as zero and lower 16 bits as DATA_OUT[31:16]. - Offset: 0x1c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

```
{"reg": [{"name": "data", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "mask", "bits"
```

Bits	Type	Reset	Name	Description
31:16	wo	х	mask	Write data mask[31:16]. A value of 1 in mask[i] allows the updating of DATA_OUT[i], 16 <= i <= 31
15:0	rw	X	data	Write data value[31:16]. Value to write into DATA_OUT[i], valid in the presence of mask[i]==1

DIRECT_OE

GPIO Output Enable.

Setting direct_oe[i] to 1 enables output mode for GPIO[i] - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "DIRECT_OE", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	X	DIRECT_OE	

MASKED_OE_LOWER

GPIO write Output Enable lower with mask.

Masked write for DATA_OE[15:0], the register that controls output mode for GPIO pins [15:0].

Upper 16 bits of this register are used as mask. Writing lower 16 bits of the register changes DATA_OE[15:0] value if mask bits are set.

Read-back of this register returns upper 16 bits as zero and lower 16 bits as DATA_OE[15:0]. - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "data", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "mask", "bits"

Bits	Type	Reset	Name	Description
31:16	rw	Х	mask	Write OE mask[15:0]. A value of 1 in mask[i] allows the updating of DATA_OE[i], 0 <= i <= 15
15:0	rw	X	data	Write OE value[15:0]. Value to write into DATA_OE[i], valid in the presence of mask[i]==1

MASKED_OE_UPPER

GPIO write Output Enable upper with mask.

Masked write for DATA_OE[31:16], the register that controls output mode for GPIO pins [31:16].

Upper 16 bits of this register are used as mask. Writing lower 16 bits of the register changes DATA_OE[31:16] value if mask bits are set.

Read-back of this register returns upper 16 bits as zero and lower 16 bits as DATA_OE[31:16]. - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name	Description
31:16	rw	Х	mask	Write OE mask[31:16]. A value of 1 in mask[i]
				allows the updating of DATA_OE[i], $16 \le i \le 31$
15:0	rw	X	data	Write OE value[31:16]. Value to write into
				DATA_OE[i], valid in the presence of mask[i]==1

INTR_CTRL_EN_RISING

GPIO interrupt enable for GPIO, rising edge.

If $INTR_ENABLE[i]$ is true, a value of 1 on $INTR_CTRL_EN_RISING[i]$ enables rising-edge interrupt detection on GPIO[i]. - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "INTR_CTRL_EN_RISING", "bits": 32, "attr": ["rw"], "rotate": 0}], "config"

Bits	Type	Reset	Name	Description
31:0	rw	0x0	INTR_CTRL_EN_RISING	·

INTR_CTRL_EN_FALLING

GPIO interrupt enable for GPIO, falling edge.

If $INTR_ENABLE[i]$ is true, a value of 1 on $INTR_CTRL_EN_FALLING[i]$ enables falling-edge interrupt detection on GPIO[i]. - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "INTR_CTRL_EN_FALLING", "bits": 32, "attr": ["rw"], "rotate": 0}], "configure of the configure of the confi

Bits	Type	Reset	Name	Description
31:0	rw	0x0	INTR_CTRL_EN_FALLING	

INTR_CTRL_EN_LVLHIGH

GPIO interrupt enable for GPIO, level high.

If $INTR_ENABLE[i]$ is true, a value of 1 on $INTR_CTRL_EN_LVLHIGH[i]$ enables level high interrupt detection on GPIO[i]. - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "INTR_CTRL_EN_LVLHIGH", "bits": 32, "attr": ["rw"], "rotate": 0}], "configure of the configure of the confi

Bits	Type	Reset	Name	Description
31:0	rw	0x0	INTR_CTRL_EN_LVLHIGH	

INTR_CTRL_EN_LVLLOW

GPIO interrupt enable for GPIO, level low.

If $INTR_ENABLE[i]$ is true, a value of 1 on $INTR_CTRL_EN_LVLLOW[i]$ enables level low interrupt detection on GPIO[i]. - Offset: Ox38 - Reset default: Ox0 - Reset mask: Oxfffffffff

Fields

{"reg": [{"name": "INTR_CTRL_EN_LVLLOW", "bits": 32, "attr": ["rw"], "rotate": 0}], "config

Bits	Type	Reset	Name	Description
31:0	rw	0x0	INTR_CTRL_EN_LVLLOW	

CTRL_EN_INPUT_FILTER

filter enable for GPIO input bits.

If CTRL_EN_INPUT_FILTER[i] is true, a value of input bit [i] must be stable for 16 cycles before transitioning. - Offset: 0x3c - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "CTRL_EN_INPUT_FILTER", "bits": 32, "attr": ["rw"], "rotate": 0}], "configure of the configure of the confi

Bits	Type	Reset	Name	Description
31:0	rw	0x0	CTRL_EN_INPUT_FILTER	

gp_timer1_system_timer

registers.md

Summary

Name	Offset	Length	Description
timer_unit.CFG_LO	0x0	4	Timer Low Configuration
			register.
timer_unit.CFG_HI	0x4	4	Timer HIGH Configuration
			register.
timer_unit.CNT_LO	0x8	4	Timer Low counter value
			register.
timer_unit.CNT_HI	0xc	4	Timer High counter value
			register.
timer_unit.CMP_LO	0x10	4	Timer Low comparator
			value register.
timer_unit.CMP_HI	0x14	4	Timer High comparator
			value register.
timer_unit.START_LO	0x18	4	Start Timer Low counting
			register.
timer_unit.START_HI	0x1c	4	Start Timer High counting
			register.
timer_unit.RESET_LO	0x20	4	Reset Timer Low counter
			register.
timer_unit.RESET_HI	0x24	4	Reset Timer High counter
			register.

CFG_LO

Timer Low Configuration register. - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0x8000ffff

Fields

{"reg": [{"name": "ENABLE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "RESET", "bits": 1, "attr": ["rw"], "bits": ["rw"]

$Bits\ Type Reset Nam Description$

- 31 rw 0x0 CASCimer low + Timer high 64bit cascaded mode configuration bit field.
- 30:16 Reserved
- 15:8 rw 0x0 PVA**T**imer low prescaler value bit field. Ftimer = Fclk / (1 + PRESC_VAL)
- 7 rw 0x0 CCF**G**imer low clock source configuration bitfield: 1'b0: FLL or FLL+Prescaler 1'b1: Reference clock at 32kHz
- 6 rw 0x0 PENTimer low prescaler enable configuration bitfield: 1'b0: disabled 1'b1: enabled

Bits TypeResetNamDescription

- 5 rw 0x0 ONE<u>Tisher</u> low one shot configuration bitfield: 1'b0: let Timer low enabled counting when compare match with CMP_LO occurs. 1'b1: disable Timer low when compare match with CMP_LO occurs.
- 4 rw 0x0 MODEmer low continuous mode configuration bitfield: 1'b0:

 Continue mode continue incrementing Timer low counter

 when compare match with CMP_LO occurs. 1'b1: Cycle

 mode reset Timer low counter when compare match with

 CMP_LO occurs.
- 3 rw 0x0 IEM Timer low input event mask configuration bitfield: 1'b0: disabled 1'b1: enabled
- 2 rw 0x0 IRQ**HN**mer low compare match interrupt enable configuration bitfield: - 1'b0: disabled - 1'b1: enabled
- 1 rw 0x0 RESETmer low counter reset command bitfield. Cleared after Timer Low reset execution.
- 0 rw 0x0 ENABiner low enable configuration bitfield: 1'b0: disabled 1'b1: enabled

CFG HI

Timer HIGH Configuration register. - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "ENABLE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "RESET", "bits": 1, "attr": ["rw"], "rotate": -90}, "rot

Bits TypeResetNamDescription

31:8 Reserved

- 7 rw 0x0 CLK**CF**Ger high clock source configuration bitfield: 1'b0: FLL or FLL+Prescaler 1'b1: Reference clock at 32kHz
- 6 rw 0x0 PENTimer high prescaler enable configuration bitfield: 1'b0: disabled 1'b1: enabled
- 5 rw 0x0 ONETimer high one shot configuration bit field: - 1'b0: let Timer high enabled counting when compare match with CMP_HI occurs. - 1'b1: disable Timer high when compare match with CMP_HI occurs.

Bits TypeResetNamDescription

- 4 rw 0x0 MODEmer high continuous mode configuration bitfield: 1'b0:

 Continue mode continue incrementing Timer high counter when compare match with CMP_HI occurs. 1'b1: Cycle mode reset Timer high counter when compare match with CMP_HI occurs.
- 3 rw 0x0 IEMTimer high input event mask configuration bit field: - 1'b0: disabled - 1'b1: enabled
- 2 rw 0x0 IRQHNmer high compare match interrupt enable configuration bitfield: 1'b0: disabled 1'b1: enabled
- $1\,$ wo 0x0 RESETmer high counter reset command bit field. Cleared after Timer high reset execution.
- 0 rw 0x0 ENABiner high enable configuration bitfield: 1'b0: disabled 1'b1: enabled

CNT_LO

Timer Low counter value register. - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "cnt_lo", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	cnt_lo	Timer Low counter value bitfield.

CNT_HI

Timer High counter value register. - Offset: 0xc - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "cnt_hi", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	cnt_hi	Timer High counter value bitfield.

CMP_LO

Timer Low comparator value register. - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "cmp_lo", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	cmp_lo	Timer Low comparator value bitfield.

CMP_HI

Timer High comparator value register. - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "cmp_hi", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	cmp_hi	Timer High comparator value bitfield.

START_LO

Start Timer Low counting register. - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "strt_lo", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], "con:

Bits	Type	Reset	Name	Description
31:1 0	wo	0x0	strt_lo	Reserved Timer Low start command bitfield. When executed, CFG_LO.ENABLE is set.

START_HI

Start Timer High counting register. - Offset: $0 \pm 1c$ - Reset default: 0 ± 0 - Reset mask: 0 ± 1

Fields

{"reg": [{"name": "strt_hi", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], "con:

Bits	Type	Reset	Name	Description
31:1	wo	0x0	strt_hi	Reserved Timer High start command bitfield. When executed, CFG_HI.ENABLE is set.

RESET_LO

Reset Timer Low counter register. - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0x1

Fields

 ${"reg": [{"name": "rst_lo", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], "configure for the configuration of the configu$

Bits	Type	Reset	Name	Description
31:1	wo	0x0	rst_lo	Reserved Timer Low counter reset command bitfield. When executed, CFG_LO.RESET is set.

RESET_HI

Reset Timer High counter register. - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0x1

${\bf Fields}$

{"reg": [{"name": "rst_hi", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], "conf

Bits	Type	Reset	Name	Description
31:1	wo	0x0	rst_hi	Reserved Timer High counter reset command bitfield. When executed, CFG_HI.RESET is set.

${\tt gp_timer2_advanced_timer}$

${\bf registers.md}$

Summary

Name	Offset	Length	Description
apb_adv_timer.TO_CMD	0x0	4	ADV_TIMER0 command
apb_adv_timer.TO_CONFIG	0x4	4	register. ADV_TIMER0 configuration
apb_adv_timer.TO_THRESHOI	LD0x8	4	register. ADV_TIMER0 threshold
apb_adv_timer.TO_TH_CHANN	N ELX C	4	configuration register. ADV_TIMER0 channel 0
apb_adv_timer.TO_TH_CHANN	N ED x110	4	threshold configuration register. ADV_TIMER0 channel 1
apb_adv_timer.TO_TH_CHANN	NE) 2214	4	threshold configuration register. ADV_TIMER0 channel 2
apb_adv_timer.TO_TH_CHANN	N ELS 18	4	threshold configuration register. ADV_TIMER0 channel 3 threshold configuration register.
$apb_adv_timer. {\tt TO_COUNTER}$	0x1c	4	ADV_TIMER0 counter register.
$apb_adv_timer. {\tt T1_CMD}$	0x20	4	ADV_TIMER1 command register.
apb_adv_timer.T1_CONFIG	0x24	4	ADV_TIMER1 configuration register.
apb_adv_timer.T1_THRESHO	LD0x28	4	ADV_TIMER1 threshold configuration register.
apb_adv_timer.T1_TH_CHANN	N EDx0 2c	4	ADV_TIMER1 channel 0 threshold configuration register.

Name	Offset	Length	Description
$apb_adv_timer.T1_TH_CHAN$	IN ED x 1 30	4	ADV_TIMER1 channel 1
1 1			threshold configuration register.
apb_adv_timer.T1_TH_CHAN	IN EL :234	4	ADV_TIMER1 channel 2
apb_adv_timer.T1_TH_CHAN	IN FO SS	4	threshold configuration register. ADV_TIMER1 channel 3
aps_adv_omier.rr_rm_omi		1	threshold configuration register.
apb_adv_timer.T1_COUNTER	0x3c	4	ADV_TIMER1 counter
			register.
$apb_adv_timer.T2_CMD$	0x40	4	ADV_TIMER2 command
anh adv timer TO CONEIC	0x44	4	register. ADV_TIMER2 configuration
apb_adv_timer.T2_CONFIG	0X44	4	register.
apb_adv_timer.T2_THRESHC	LD0x48	4	ADV TIMER2 threshold
· = = -			configuration register.
apb_adv_timer.T2_TH_CHAN	IN E 1x04c	4	ADV_TIMER2 channel 0
1 1 TO THE CHAP		4	threshold configuration register.
apb_adv_timer.T2_TH_CHAN	IN EU XI50	4	ADV_TIMER2 channel 1 threshold configuration register.
apb_adv_timer.T2_TH_CHAN	IN F0 5254	4	ADV TIMER2 channel 2
aps_aav_mmer.rz_m_omm	1	1	threshold configuration register.
apb_adv_timer.T2_TH_CHAN	IN E) £358	4	ADV_TIMER2 channel 3
			threshold configuration register.
apb_adv_timer.T2_COUNTER	0x5c	4	ADV_TIMER2 counter
apb_adv_timer.T3_CMD	0x60	4	register. ADV TIMER3 command
apb_adv_timer.15_crib	0200	4	register.
apb_adv_timer.T3_CONFIG	0x64	4	ADV_TIMER3 configuration
			register.
apb_adv_timer.T3_THRESHC	DD0x68	4	ADV_TIMER3 threshold
apb_adv_timer.T3_TH_CHAN	IN D 1x66a	4	configuration register. ADV_TIMER3 channel 0
app_adv_timer.15_1fi_chai	INDLXOC	4	threshold configuration register.
apb_adv_timer.T3_TH_CHAN	IN E0 ≥470	4	ADV_TIMER3 channel 1
. – – -			threshold configuration register.
apb_adv_timer.T3_TH_CHAN	IN EO ±274	4	ADV_TIMER3 channel 2
1 1 / 2 20 27 27 27 27	weg czo	4	threshold configuration register.
apb_adv_timer.T3_TH_CHAN	IN HL X3(8	4	ADV_TIMER3 channel 3 threshold configuration register.
apb adv timer.T3_COUNTER	0x7c	4	ADV_TIMER3 counter
	. 0.2.10	•	register.
$apb_adv_timer. {\tt EVENT_CFG}$	0x80	4	ADV_TIMERS events
			configuration register.

$T0_CMD$

ADV_TIMER0 command register. - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "START", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "STOP", "bits"

Bits	Type	Reset	Name	Description
31:5	wo	0x0	RFU	?
4	WO	0x0	ARM	ADV_TIMER0 arm command
3	WO	0x0	RESET	bitfield. ADV_TIMER0 reset command bitfield.
2	wo	0x0	UPDATE	ADV_TIMER0 update command bitfield.
1	wo	0x0	STOP	ADV_TIMER0 stop command bitfield.
0	WO	0x0	START	ADV_TIMER0 start command bitfield.

T0_CONFIG

ADV_TIMER0 configuration register. - Offset: 0x4 - Reset default: 0x1000 - Reset mask: 0xff1fff

Fields

Bits	Type	Reset	Name
31:24 23:16 15:13	rw	0x0	Reserved PRESC Reserved

Bits	Type	Reset	Name
12	rw	0x1	UPDOWNSEL
11	rw	0x0	CLKSEL
10:8	rw	0x0	MODE
7:0	rw	0x0	INSEL

T0_CONFIG . PRESC

ADV_TIMER0 prescaler value configuration bitfield.

T0_CONFIG . UPDOWNSEL

ADV_TIMER0 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.

T0_CONFIG . CLKSEL

ADV_TIMER0 clock source configuration bit field: - 1'b0: FLL - 1'b1: reference clock at $32 \rm kHz$

T0_CONFIG . MODE

ADV_TIMER0 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed

T0_CONFIG . INSEL

ADV_TIMER0 input source configuration bit field: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3

T0_THRESHOLD

ADV_TIMER0 threshold configuration register. - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "TH_LO", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "TH_HI", "bits": 16, "attr": ["rw"], "rotate": ["rw"], "rota

Bits	Type	Reset	Name Description
31:16	rw	0x0	TH_HIADV_TIMER0 threshold high part
			configuration bitfield. It defines end counter
			value.
15:0	rw	0x0	TH_LOADV_TIMER0 threshold low part configuration
			bitfield. It defines start counter value.

T0_TH_CHANNEL0

ADV_TIMER0 channel 0 threshold configuration register. - Offset: 0xc - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T0_TH_CHANNEL0 . MODE

ADV_TIMER0 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T0_TH_CHANNEL0. TH

ADV_TIMER0 channel 0 threshold configuration bitfield.

T0_TH_CHANNEL1

ADV_TIMER0 channel 1 threshold configuration register. - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T0_TH_CHANNEL1 . MODE

ADV_TIMER0 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T0_TH_CHANNEL1. TH

ADV_TIMER0 channel 1 threshold configuration bitfield.

T0_TH_CHANNEL2

ADV_TIMER0 channel 2 threshold configuration register. - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE

Bits	Type	Reset	Name
15:0	rw	0x0	TH

T0_TH_CHANNEL2. MODE

ADV_TIMER0 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T0_TH_CHANNEL2. TH

ADV_TIMER0 channel 2 threshold configuration bitfield.

TO TH CHANNEL3

ADV_TIMER0 channel 3 threshold configuration register. - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0x7fffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19 18:16	rw	0x0	Reserved MODE
15:10	rw	0x0	TH

TO TH CHANNEL3. MODE

ADV_TIMER0 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T0_TH_CHANNEL3. TH

ADV_TIMER0 channel 3 threshold configuration bitfield.

$T0_COUNTER$

ADV_TIMER0 counter register. - Offset: ${\tt Ox1c}$ - Reset default: ${\tt Ox0}$ - Reset

mask: 0xffff

Fields

{"reg": [{"name": "COUNTER", "bits": 16, "attr": ["ro"], "rotate": 0}, {"bits": 16}], "conf

Bits	Type	Reset	Name	Description
31:16		0.0	COLUMBED	Reserved
15:0	ro	0x0	COUNTER	ADV_TIMER0 counter value.

${\bf T1_CMD}$

ADV_TIMER1 command register. - Offset: 0x20 - Reset default: 0x0 - Reset

mask: 0x1f

Fields

{"reg": [{"name": "START", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "STOP", "bits"

Bits	Type	Reset	Name	Description
31:5				Reserved
4	wo	0x0	ARM	ADV_TIMER1 arm command
				bitfield.
3	wo	0x0	RESET	ADV_TIMER1 reset command
				bitfield.
2	wo	0x0	UPDATE	ADV_TIMER1 update command
				bitfield.
1	wo	0x0	STOP	ADV_TIMER1 stop command
				bitfield.
0	WO	0x0	START	ADV_TIMER1 start command
				bitfield.

T1_CONFIG

ADV_TIMER1 configuration register. - Offset: 0x24 - Reset default: 0x1000 -

 ${\rm Reset\ mask:\ Oxff1fff}$

Fields

Bits	Type	Reset	Name
31:24 23:16 15:13	rw	0x0	Reserved PRESC Reserved
12	rw	0x1	UPDOWNSEL
11 10:8 7:0	rw rw rw	0x0 $0x0$ $0x0$	CLKSEL MODE INSEL

T1_CONFIG . PRESC

ADV_TIMER1 prescaler value configuration bitfield.

$T1_CONFIG$. UPDOWNSEL

ADV_TIMER1 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.

T1_CONFIG . CLKSEL

ADV_TIMER1 clock source configuration bit field: - 1'b0: FLL - 1'b1: reference clock at $32 \rm kHz$

T1_CONFIG . MODE

ADV_TIMER1 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed

T1_CONFIG . INSEL

ADV_TIMER1 input source configuration bit field: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3

T1_THRESHOLD

ADV_TIMER1 threshold configuration register. - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name Description	
31:16	rw	0x0	TH_HIADV_TIMER1 threshold high part	
			configuration bitfield. It defines end counter	
			value.	
15:0	rw	0x0	TH_LOADV_TIMER1 threshold low part configuration	
			bitfield. It defines start counter value.	

T1_TH_CHANNEL0

ADV_TIMER1 channel 0 threshold configuration register. - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T1_TH_CHANNEL0. MODE

ADV_TIMER1 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T1_TH_CHANNEL0. TH

ADV_TIMER1 channel 0 threshold configuration bitfield.

T1_TH_CHANNEL1

ADV_TIMER1 channel 1 threshold configuration register. - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0x7fffff

Fields

 ${"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3}}$

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T1 TH CHANNEL1. MODE

ADV_TIMER1 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T1_TH_CHANNEL1. TH

ADV_TIMER1 channel 1 threshold configuration bitfield.

T1_TH_CHANNEL2

ADV_TIMER1 channel 2 threshold configuration register. - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T1_TH_CHANNEL2 . MODE

ADV_TIMER1 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T1_TH_CHANNEL2. TH

ADV_TIMER1 channel 2 threshold configuration bitfield.

T1_TH_CHANNEL3

ADV_TIMER1 channel 3 threshold configuration register. - Offset: 0x38 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE

Bits	Type	Reset	Name
15:0	rw	0x0	TH

T1_TH_CHANNEL3 . MODE

ADV_TIMER1 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T1_TH_CHANNEL3. TH

ADV_TIMER1 channel 3 threshold configuration bitfield.

T1_COUNTER

ADV_TIMER1 counter register. - Offset: 0x3c - Reset default: 0x0 - Reset mask: 0xffff

Fields

{"reg": [{"name": "COUNTER", "bits": 16, "attr": ["ro"], "rotate": 0}, {"bits": 16}], "conf

Bits	Type	Reset	Name	Description
31:16				Reserved
15:0	ro	0x0	COUNTER	ADV_TIMER1 counter value.

$T2_CMD$

ADV_TIMER2 command register. - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0x1f

Fields

{"reg": [{"name": "START", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "STOP", "bits"

Bits	Type	Reset	Name	Description
31:5				Reserved
4	wo	0x0	ARM	ADV_TIMER2 arm command
				bitfield.
3	wo	0x0	RESET	ADV_TIMER2 reset command
				bitfield.
2	WO	0x0	UPDATE	ADV_TIMER2 update command
				bitfield.
1	WO	0x0	STOP	ADV_TIMER2 stop command
				bitfield.
0	WO	0x0	START	ADV_TIMER2 start command
				bitfield.

T2_CONFIG

ADV_TIMER2 configuration register. - Offset: 0x44 - Reset default: 0x1000 - Reset mask: 0xff1fff

Fields

{"reg": [{"name": "INSEL", "bits": 8, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits"

Bits	Type	Reset	Name
31:24 23:16 15:13	rw	0x 0	Reserved PRESC Reserved
12 11 10:8 7:0	rw rw rw	0x1 0x0 0x0 0x0	UPDOWNSEL CLKSEL MODE INSEL

$T2_CONFIG$. PRESC

ADV_TIMER2 prescaler value configuration bit field.

$T2_CONFIG$. UPDOWNSEL

ADV_TIMER2 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.

T2_CONFIG . CLKSEL

ADV_TIMER2 clock source configuration bit field: - 1'b0: FLL - 1'b1: reference clock at $32\mathrm{kHz}$

T2_CONFIG . MODE

ADV_TIMER2 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed

T2_CONFIG . INSEL

ADV_TIMER2 input source configuration bit field: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3

T2 THRESHOLD

ADV_TIMER2 threshold configuration register. - Offset: 0x48 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name Description
31:16	rw	0x0	TH_HIADV_TIMER2 threshold high part configuration bitfield. It defines end counter
15:0	rw	0x0	value. TH_LOADV_TIMER2 threshold low part configuration bitfield. It defines start counter value.

T2_TH_CHANNEL0

ADV_TIMER2 channel 0 threshold configuration register. - Offset: 0x4c - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

Bits	Type	Reset	Name
31:19		0.0	Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

$T2_TH_CHANNEL0$. MODE

ADV_TIMER2 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T2_TH_CHANNEL0. TH

ADV_TIMER2 channel 0 threshold configuration bitfield.

T2_TH_CHANNEL1

ADV_TIMER2 channel 1 threshold configuration register. - Offset: 0x50 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19 18:16	rw	0x0	Reserved MODE
15:10	rw	0x0	TH

T2_TH_CHANNEL1. MODE

ADV_TIMER2 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T2_TH_CHANNEL1. TH

ADV_TIMER2 channel 1 threshold configuration bitfield.

T2_TH_CHANNEL2

ADV_TIMER2 channel 2 threshold configuration register. - Offset: 0x54 - Reset default: 0x0 - Reset mask: 0x7fffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T2 TH CHANNEL2. MODE

ADV_TIMER2 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T2_TH_CHANNEL2. TH

ADV_TIMER2 channel 2 threshold configuration bitfield.

T2 TH CHANNEL3

ADV_TIMER2 channel 3 threshold configuration register. - Offset: 0x58 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T2_TH_CHANNEL3. MODE

ADV_TIMER2 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T2_TH_CHANNEL3. TH

ADV_TIMER2 channel 3 threshold configuration bitfield.

T2_COUNTER

ADV_TIMER2 counter register. - Offset: 0x5c - Reset default: 0x0 - Reset mask: 0xffff

Fields

{"reg": [{"name": "COUNTER", "bits": 16, "attr": ["ro"], "rotate": 0}, {"bits": 16}], "conf

Bits	Type	Reset	Name	Description
31:16				Reserved
15:0	$_{ m ro}$	0x0	COUNTER	ADV_TIMER2 counter value.

${\bf T3_CMD}$

ADV_TIMER3 command register. - Offset: 0x60 - Reset default: 0x0 - Reset

mask: 0x1f

Fields

{"reg": [{"name": "START", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "STOP", "bits"

Bits	Type	Reset	Name	Description
31:5				Reserved
4	wo	0x0	ARM	ADV_TIMER3 arm command
				bitfield.
3	wo	0x0	RESET	ADV_TIMER3 reset command
				bitfield.
2	wo	0x0	UPDATE	ADV_TIMER3 update command
				bitfield.
1	wo	0x0	STOP	ADV_TIMER3 stop command
				bitfield.
0	wo	0x0	START	ADV_TIMER3 start command
				bitfield.

T3_CONFIG

ADV_TIMER3 configuration register. - Offset: 0x64 - Reset default: 0x1000 - Reset mask: 0xff1fff

Fields

{"reg": [{"name": "INSEL", "bits": 8, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits"

Bits	Type	Reset	Name
31:24			Reserved
23:16	rw	0x0	PRESC
15:13			Reserved
12	rw	0x1	UPDOWNSEL
11	rw	0x0	CLKSEL
10:8	rw	0x0	MODE
7:0	rw	0x0	INSEL

T3_CONFIG . PRESC

ADV TIMER3 prescaler value configuration bitfield.

T3_CONFIG . UPDOWNSEL

ADV_TIMER3 center-aligned mode configuration bitfield: - 1'b0: The counter counts up and down alternatively. - 1'b1: The counter counts up and resets to 0 when reach threshold.

T3_CONFIG . CLKSEL

ADV_TIMER3 clock source configuration bit field: - 1'b0: FLL - 1'b1: reference clock at $32\mathrm{kHz}$

T3_CONFIG . MODE

ADV_TIMER3 trigger mode configuration bitfield: - 3'h0: trigger event at each clock cycle. - 3'h1: trigger event if input source is 0 - 3'h2: trigger event if input source is 1 - 3'h3: trigger event on input source rising edge - 3'h4: trigger event on input source falling edge - 3'h5: trigger event on input source falling or rising edge - 3'h6: trigger event on input source rising edge when armed - 3'h7: trigger event on input source falling edge when armed

T3_CONFIG . INSEL

ADV_TIMER3 input source configuration bit field: - 0-31: GPIO[0] to GPIO[31] - 32-35: Channel 0 to 3 of ADV_TIMER0 - 36-39: Channel 0 to 3 of ADV_TIMER1 - 40-43: Channel 0 to 3 of ADV_TIMER2 - 44-47: Channel 0 to 3 of ADV_TIMER3

T3 THRESHOLD

ADV_TIMER3 threshold configuration register. - Offset: 0x68 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

```
{"reg": [{"name": "TH_LO", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "TH_HI", "bits"
```

Bits	Type	Reset	Name Description
31:16	rw	0x0	TH_HIADV_TIMER3 threshold high part configuration bitfield. It defines end counter
15:0	rw	0x0	value. TH_LOADV_TIMER3 threshold low part configuration bitfield. It defines start counter value.

T3_TH_CHANNEL0

ADV_TIMER3 channel 0 threshold configuration register. - Offset: 0x6c - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

$T3_TH_CHANNEL0$. MODE

ADV_TIMER3 channel 0 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T3_TH_CHANNEL0. TH

ADV_TIMER3 channel 0 threshold configuration bitfield.

T3_TH_CHANNEL1

ADV_TIMER3 channel 1 threshold configuration register. - Offset: 0x70 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19		0.0	Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T3_TH_CHANNEL1 . MODE

ADV_TIMER3 channel 1 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T3_TH_CHANNEL1. TH

ADV_TIMER3 channel 1 threshold configuration bitfield.

T3_TH_CHANNEL2

ADV_TIMER3 channel 2 threshold configuration register. - Offset: 0x74 - Reset default: 0x0 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19 18:16	rw	0x0	Reserved MODE
15:10	rw	0x0	TH

T3_TH_CHANNEL2. MODE

ADV_TIMER3 channel 2 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T3_TH_CHANNEL2. TH

ADV_TIMER3 channel 2 threshold configuration bitfield.

T3_TH_CHANNEL3

ADV_TIMER3 channel 3 threshold configuration register. - Offset: 0x78 - Reset default: 0x0 - Reset mask: 0x7fffff

Fields

{"reg": [{"name": "TH", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits": 3

Bits	Type	Reset	Name
31:19			Reserved
18:16	rw	0x0	MODE
15:0	rw	0x0	TH

T3 TH CHANNEL3. MODE

ADV_TIMER3 channel 3 threshold match action on channel output signal configuration bitfield: - 3'h0: set. - 3'h1: toggle then next threshold match action is clear. - 3'h2: set then next threshold match action is clear. - 3'h3: toggle. - 3'h4: clear. - 3'h5: toggle then next threshold match action is set. - 3'h6: clear then next threshold match action is set.

T3_TH_CHANNEL3. TH

ADV_TIMER3 channel 3 threshold configuration bitfield.

T3_COUNTER

ADV_TIMER3 counter register. - Offset: 0x7c - Reset default: 0x0 - Reset

mask: Oxffff

Fields

{"reg": [{"name": "COUNTER", "bits": 16, "attr": ["ro"], "rotate": 0}, {"bits": 16}], "conf

Bits	Type	Reset	Name	Description
31:16				Reserved
15:0	$_{ m ro}$	0x0	COUNTER	ADV_TIMER3 counter value.

EVENT_CFG

ADV_TIMERS events configuration register. - Offset: 0x80 - Reset default: 0x0 - Reset mask: 0xfffff

Fields

{"reg": [{"name": "SELO", "bits": 4, "attr": ["rw"], "rotate": 0}, {"name": "SEL1", "bits":

Bits	Type	Reset	Name
31:20			Reserved
19:16	rw	0x0	ENA
15:12	rw	0x0	SEL3
11:8	rw	0x0	SEL2
7:4	rw	0x0	SEL1
3:0	rw	0x0	SEL0

EVENT_CFG . ENA

ADV_TIMER output event enable configuration bitfield. ENA[i]=1 enables output event i generation.

EVENT_CFG . SEL3

ADV TIMER output event 3 source configuration bitfiled: ADV TIMERO channel 0. - 4'h1: ADV TIMERO channel 1. - 4'h2: ADV_TIMER0 channel 3. ADV TIMER0 channel 2. - 4'h3: - 4'h4: ADV TIMER1 channel 0. - 4'h5: ADV TIMER1 channel 1. - 4'h6: ADV TIMER1 channel 2. - 4'h7: ADV TIMER1 channel 3. ADV TIMER2 channel 0. - 4'h9: ADV TIMER2 channel 1. - 4'hA: - 4'hB: ADV_TIMER2 channel 3. ADV TIMER2 channel 2. ADV TIMER3 channel 0. - 4'hD: ADV TIMER3 channel 1. ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3.

EVENT_CFG . SEL2

ADV TIMER output event 2 source configuration bitfiled: - 4'h0: ADV TIMERO channel 0. - 4'h1: ADV TIMERO channel 1. - 4'h2: ADV TIMERO channel 3. ADV TIMER0 channel 2. - 4'h3: - 4'h4: ADV_TIMER1 channel 1. ADV TIMER1 channel 0. - 4'h5: - 4'h6: ADV TIMER1 channel 2. - 4'h7: ADV TIMER1 channel 3. - 4'h8: ADV TIMER2 channel 0. - 4'h9: ADV TIMER2 channel 1. ADV TIMER2 channel 2. - 4'hB: ADV TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. ADV TIMER3 channel 2. - 4'hF: ADV TIMER3 channel 3.

EVENT_CFG . SEL1

ADV TIMER output event 1 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 3. - 4'h4: ADV TIMERO channel 2. - 4'h3: ADV TIMER1 channel 0. ADV TIMER1 channel 1. - 4'h5: - 4'h6: ADV TIMER1 channel 2. ADV_TIMER1 channel 3. - 4'h7: - 4'h8: ADV TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA: ADV TIMER2 channel 2. - 4'hB: ADV TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV TIMER3 channel 2. - 4'hF: ADV TIMER3 channel 3.

EVENT CFG. SEL0

ADV_TIMER output event 0 source configuration bitfiled: - 4'h0: ADV_TIMER0 channel 0. - 4'h1: ADV_TIMER0 channel 1. - 4'h2: ADV_TIMER0 channel 2. - 4'h3: ADV_TIMER0 channel 3. - 4'h4: ADV_TIMER1 channel 0. - 4'h5: ADV_TIMER1 channel 1. - 4'h6: ADV_TIMER1 channel 2. - 4'h7: ADV_TIMER1 channel 3. - 4'h8: ADV_TIMER2 channel 0. - 4'h9: ADV_TIMER2 channel 1. - 4'hA:

```
ADV_TIMER2 channel 2. - 4'hB: ADV_TIMER2 channel 3. - 4'hC: ADV_TIMER3 channel 0. - 4'hD: ADV_TIMER3 channel 1. - 4'hE: ADV_TIMER3 channel 2. - 4'hF: ADV_TIMER3 channel 3.
```

$\mathbf{C}\mathbf{G}$

ADV_TIMERS channels clock gating configuration register. - Offset: 0x84 - Reset default: 0x0 - Reset mask: 0xf

Fields

{"reg": [{"name": "ENA", "bits": 4, "attr": ["rw"], "rotate": 0}, {"bits": 28}], "config":

Bits	Type	Reset	Name	Description
31:4 3:0	rw	0x0	ENA	Reserved ADV_TIMER clock gating configuration bitfield ENA[i]=0: clock gate ADV_TIMERi ENA[i]=1: enable ADV_TIMERi.

hyperbus

registers.md

Summary

Name	Offset	Length	Description
hyperbus.T_LATENCY_ACCESS	0x0	4	Initial latency
hyperbus.EN_LATENCY_ADDITIONAL	0x4	4	Force 2x Latency count
hyperbus.T_BURST_MAX	0x8	4	Max burst Length
			between two memory refresh
hyperbus.T_READ_WRITE_RECOVERY	0xc	4	Idle time between transactions
hyperbus.T_RX_CLOCK_DELAY	0x10	4	RX Delay Line
hyperbus.T_TX_CLOCK_DELAY	0x14	4	TX Delay Line
hyperbus.ADDRESS_MASK_MSB	0x18	4	Address Mask MSB
hyperbus.ADDRESS_SPACE	0x1c	4	L2 sleep configuration register
hyperbus.PHYS_IN_USE	0x20	4	Number of PHYs on use

Name	Offset	Length	Description
hyperbus.WHICH_PHY	0x24	4	PHY used in single PHY
			mode
hyperbus.CSO_BASE	0x28	4	CS0 Base address range
hyperbus.CSO_END	0x2c	4	CS0 End address range
hyperbus.CS1_BASE	0x30	4	CS1 Base address range
hyperbus.CS1_END	0x34	4	CS1 End address range
hyperbus.CS2_BASE	0x38	4	CS2 Base address range
hyperbus.CS2_END	0x3c	4	CS2 End address range
hyperbus.CS3_BASE	0x40	4	CS3 Base address range
hyperbus.CS3_END	0x44	4	CS3 End address range

$T_LATENCY_ACCESS$

Initial latency - Offset: 0x0 - Reset default: 0x6 - Reset mask: 0xf

Fields

{"reg": [{"name": "T_LATENCY_ACCESS", "bits": 4, "attr": ["rw"], "rotate": -90}, {"bits": 28

Bits	Type	Reset	Name	Description
31:4				Reserved
3:0	rw	0x6	T_LATENCY_ACCESS	Initial latency

EN_LATENCY_ADDITIONAL

Force 2x Latency count - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "EN_LATENCY_ADDITIONAL", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 1, "attr": ["rw"], "rotate": ["rw"], "rotate"

Bits	Type	Reset	Name	Description
31:1 0	rw	0x0	EN_LATENCY	Reserved _ADDI TIONAL Latency
				count

T_BURST_MAX

Max burst Length between two memory refresh - Offset: 0x8 - Reset default: 0x15e - Reset mask: 0xffff

Fields

{"reg": [{"name": "T_BURST_MAX", "bits": 16, "attr": ["rw"], "rotate": 0}, {"bits": 16}], "distable for the content of the con

Bits	Type	Reset	Name	Description
31:16 15:0	rw	0x15e	T_BURST_	Reserved _MAXburst Length between two memory refresh

T_READ_WRITE_RECOVERY

Idle time between transactions - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox6}$ - Reset mask: ${\tt Oxf}$

Fields

Bits	Type	Reset	Name Description
31:4 3:0	rw	0x6	Reserved T_READ_WRITE_RECENTERY tween transactions

$T_RX_CLOCK_DELAY$

RX Delay Line - Offset: 0x10 - Reset default: 0x8 - Reset mask: 0xf

Fields

{"reg": [{"name": "T_RX_CLOCK_DELAY", "bits": 4, "attr": ["rw"], "rotate": -90}, {"bits": 20

Bits	Type	Reset	Name	Description
31:4				Reserved
3:0	rw	0x8	$T_RX_CLOCK_DELAY$	RX Delay Line

$T_TX_CLOCK_DELAY$

TX Delay Line - Offset: 0x14 - Reset default: 0x8 - Reset mask: 0xf

Fields

{"reg": [{"name": "T_TX_CLOCK_DELAY", "bits": 4, "attr": ["rw"], "rotate": -90}, {"bits": 20

Bits	Type	Reset	Name	Description
31:4				Reserved
3:0	rw	0x8	$T_TX_CLOCK_DELAY$	TX Delay Line

${\bf ADDRESS_MASK_MSB}$

Address Mask MSB - Offset: 0x18 - Reset default: 0x19 - Reset mask: 0x7ffff

Fields

{"reg": [{"name": "ADDRESS_MASK_MSB", "bits": 19, "attr": ["rw"], "rotate": 0}, {"bits": 13]

Bits	Type	Reset	Name	Description
31:19				Reserved
18:0	rw	0x19	ADDRESS_MASK_MSB	Address Mask MSB

ADDRESS_SPACE

L2 sleep configuration register - Offset: $\tt 0x1c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x1$

Fields

{"reg": [{"name": "ADDRESS_SPACE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}]

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	ADDRESS	S_SPACEsleep configuration register

PHYS_IN_USE

Number of PHYs on use - Offset: 0x20 - Reset default: 0x1 - Reset mask: 0x1

Fields

{"reg": [{"name": "PHYS_IN_USE", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "

Bits	Type	Reset	Name	Description
31:1 0	rw	0x1	PHYS_	Reserved _IN_NI6Heber of PHYs on use: - 1'b0: Uses 1 PHY - 1'b1: Uses 2 PHYs

$WHICH_PHY$

PHY used in single PHY mode - Offset: $0\mathtt{x}24$ - Reset default: $0\mathtt{x}1$ - Reset mask: $0\mathtt{x}1$

Fields

{"reg": [{"name": "WHICH_PHY", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "co

Bits	Type	Reset	Name	Description
31:1	rw	0x1	WHICH	Reserved PHY used in single PHY mode: - 1'b0: PHY 0 is used - 1'b1: PHY 1 is used

CS0_BASE

CS0 Base address range - Offset: $\tt 0x28$ - Reset default: $\tt 0x80000000$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "CSO_BASE", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x80000000	$CS0_BASE$	CS0 Base address range

$CS0_END$

 ${\rm CS0}$ End address range - Offset: ${\tt 0x2c}$ - Reset default: ${\tt 0x81000000}$ - Reset

 ${
m mask:}$ Oxfffffff

Fields

{"reg": [{"name": "CSO_END", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name	Description
31:0	rw	0x81000000	CS0_END	CS0 End address range

CS1_BASE

CS1 Base address range - Offset: ${\tt 0x30}$ - Reset default: ${\tt 0x81000000}$ - Reset

mask: Oxfffffff

Fields

{"reg": [{"name": "CS1_BASE", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x81000000	CS1_BASE	CS1 Base address range

CS1_END

CS1 End address range - Offset: $\tt 0x34$ - Reset default: $\tt 0x82000000$ - Reset

mask: Oxfffffff

Fields

 ${"reg": [{"name": "CS1_END", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": {"$

Bits	Type	Reset	Name	Description
31:0	rw	0x82000000	CS1_END	CS1 End address range

$CS2_BASE$

 ${\rm CS2~Base~address~range}$ - Offset: 0x38 - Reset default: 0x82000000 - Reset

 ${
m mask:}$ Oxfffffff

Fields

{"reg": [{"name": "CS2_BASE", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x82000000	CS2_BASE	CS2 Base address range

CS2_END

 ${\rm CS2}$ End address range - Offset: ${\tt 0x3c}$ - Reset default: ${\tt 0x830000000}$ - Reset

mask: Oxfffffff

Fields

{"reg": [{"name": "CS2_END", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name	Description
31:0	rw	0x83000000	CS2_END	CS2 End address range

CS3_BASE

 ${\rm CS3~Base~address~range}$ - Offset: ${\tt 0x40}$ - Reset default: ${\tt 0x83000000}$ - Reset

mask: Oxfffffff

Fields

{"reg": [{"name": "CS3_BASE", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x83000000	$CS3_BASE$	CS3 Base address range

$CS3_END$

CS3 End address range - Offset: 0x44 - Reset default: 0x84000000 - Reset

mask: Oxfffffff

Fields

{"reg": [{"name": "CS3_END", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name	Description
31:0	rw	0x84000000	CS3_END	CS3 End address range

i2c

registers.md

Summary

Name	Offset Len	gthDescription
i2c.INTR_STATE	0x0 4	Interrupt State Register
i2c.INTR_ENABLE	0x4 4	Interrupt Enable Register
i2c.INTR_TEST	0x8 4	Interrupt Test Register
i2c.ALERT_TEST	0xc 4	Alert Test Register
i2c.CTRL	0x10 4	I2C Control Register

Name	Offset	Lengt	thDescription
i2c.STATUS	0x14	4	I2C Live Status Register for Host and
			Target modes
i2c.RDATA	0x18	4	I2C Read Data
i2c.FDATA	0x1c	4	I2C Host Format Data
i2c.FIFO_CTRL	0x20	4	I2C FIFO control register
$i2c. {\tt HOST_FIFO_CONFIG}$	0x24	4	Host mode FIFO configuration
i2c.TARGET_FIFO_CONFIG	0x28	4	Target mode FIFO configuration
$i2c. {\tt HOST_FIFO_STATUS}$	0x2c	4	Host mode FIFO status register
$i2c. {\tt TARGET_FIFO_STATUS}$	0x30	4	Target mode FIFO status register
$i2c.\mathtt{OVRD}$	0x34	4	I2C Override Control Register
i2c.VAL	0x38	4	Oversampled RX values
i2c.TIMINGO	0x3c	4	Detailed I2C Timings (directly
			corresponding to table 10 in the I2C
			Specification).
i2c. TIMING1	0x40	4	Detailed I2C Timings (directly
			corresponding to table 10 in the I2C
			Specification).
i2c.TIMING2	0x44	4	Detailed I2C Timings (directly
			corresponding to table 10 in the I2C
			Specification).
i2c.TIMING3	0x48	4	Detailed I2C Timings (directly
			corresponding to table 10, in the I2C
			Specification).
i2c.TIMING4	0x4c	4	Detailed I2C Timings (directly
			corresponding to table 10, in the I2C
			Specification).
i2c.TIMEOUT_CTRL	0x50	4	I2C clock stretching and bus timeout
_			control.
i2c.TARGET_ID	0x54	4	I2C target address and mask pairs
i2c.ACQDATA	0x58	4	I2C target acquired data
i2c.TXDATA	0x5c	4	I2C target transmit data
i2c.HOST_TIMEOUT_CTRL	0x60	4	I2C host clock generation timeout value
			(in units of input clock frequency).
i2c.TARGET_TIMEOUT_CTR	L0x64	4	I2C target internal stretching timeout
			control.
i2c.TARGET_NACK_COUNT	0x68	4	Number of times the I2C target has
			NACK'ed a new transaction since the
			last read of this register.
i2c.TARGET_ACK_CTRL	0x6c	4	Controls for mid-transfer (N)ACK
		-	phase handling
i2c.ACQ_FIFO_NEXT_DATA	0x70	4	The data byte pending to be written to
- 4 <u>-</u> - 2 <u></u>	- • •	-	the ACQ FIFO.

Name	Offset L	eng	thDescription
i2c.HOST_NACK_HANDLER_	TOMEOUT	4	Timeout in Host-Mode for an unhandled NACK before hardware automatically ends the transaction.
i2c.CONTROLLER_EVENTS	0x78	4	Latched events that explain why the controller halted.
i2c.TARGET_EVENTS	0x7c	4	Latched events that can cause the target module to stretch the clock at the beginning of a read transfer.

$INTR_STATE$

Interrupt State Register - Offset: ${\tt 0x0}$ - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0x7fff}$

Fields

{"reg": [{"name": "fmt_threshold", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "rx_t

Bits	TypeRese	eName Description
31:15	5	Reserved
14	rw1d0x0	host_ttiargettmode interrupt: raised if the host stops sending the
		clock during an ongoing transaction.
13	rw1d0x0	unexp_tsrgpt mode interrupt: raised if STOP is received without
		a preceding NACK during an external host read.
12	ro 0x0	acq_stractget mode interrupt: raised if the target is stretching
		clocks due to full ACQ FIFO or zero count in
		TARGET_ACK_CTRL.NBYTES (if enabled). This is a level
		status interrupt.
11	ro 0x0	tx_threadgedtlmode interrupt: asserted whilst the TX FIFO level
		is below the low threshold. This is a level status interrupt.
10	ro 0x0	tx_streacte mode interrupt: raised if the target is stretching
		clocks for a read command. This is a level status interrupt.
9	rw1d0x0	cmd_doospkend target mode interrupt. In host mode, raised if
		the host issues a repeated START or terminates the
		transaction by issuing STOP. In target mode, raised if the
		external host issues a STOP or repeated START.
8	rw1d0x0	sda_uhststbheode interrupt: raised if the target does not assert a
		constant value of SDA during transmission.
7	rw1d0x0	stretchhodsitmenoude interrupt: raised if target stretches the clock
		beyond the allowed timeout period

Bits TypeReseName Description

- 6 rw10x0 sda_intesference interrupt: raised if the SDA line goes low when host is trying to assert high
- 5 rw1dx0 scl_intersecterence interrupt: raised if the SCL line drops early (not supported without clock synchronization).
- 4 ro 0x0 controllers habte interrupt: raised if the controller FSM is halted, such as on an unexpected NACK or lost arbitration. Check CONTROLLER_EVENTS for the reason. The interrupt will be released when the bits in CONTROLLER_EVENTS are cleared.
- 3 rw10x0 rx_overflowmode interrupt: raised if the RX FIFO has overflowed.
- 2 ro 0x0 acq_thrasgeolehode interrupt: asserted whilst the ACQ FIFO level is above the high threshold. This is a level status interrupt.
- 1 ro 0x0 rx_threshtohodoe interrupt: asserted whilst the RX FIFO level is above the high threshold. This is a level status interrupt.
- 0 ro 0x0 fmt_thresholde interrupt: asserted whilst the FMT FIFO level is below the low threshold. This is a level status interrupt.

INTR_ENABLE

Interrupt Enable Register - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0x7fff

Fields

{"reg": [{"name": "fmt_threshold", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "rx_t

Bits	Type	Reset	Name	Description
31:15				Reserved
14	rw	0x0	host_timeou	ntEnable interrupt when
				INTR_STATE.host_timeout is set.
13	rw	0x0	$unexp_stop$	Enable interrupt when
				INTR_STATE.unexp_stop is set.
12	rw	0x0	$acq_stretch$	Enable interrupt when
				INTR_STATE.acq_stretch is set.
11	rw	0x0	$tx_threshole$	dEnable interrupt when
				INTR_STATE.tx_threshold is set.
10	rw	0x0	$tx_stretch$	Enable interrupt when
				INTR_STATE.tx_stretch is set.

Bits	Type	Reset	Name	Description
9	rw	0x0	cmd_compl	elenable interrupt when
				INTR_STATE.cmd_complete is set.
8	rw	0x0	sda_unstab	leEnable interrupt when
				INTR_STATE.sda_unstable is set.
7	rw	0x0	$stretch_tim$	edinable interrupt when
				INTR_STATE.stretch_timeout is set.
6	rw	0x0	$sda_interfer$	re Ena ble interrupt when
				INTR_STATE.sda_interference is set.
5	rw	0x0	scl_interfer	enCrable interrupt when
				INTR_STATE.scl_interference is set.
4	rw	0x0	$controller_l$	nalDnable interrupt when
				INTR_STATE.controller_halt is set.
3	rw	0x0	rx_overflow	Enable interrupt when
				INTR_STATE.rx_overflow is set.
2	rw	0x0	$acq_thresho$	ol E nable interrupt when
				INTR_STATE.acq_threshold is set.
1	rw	0x0	$rx_threshol$	dEnable interrupt when
				INTR_STATE.rx_threshold is set.
0	rw	0x0	$fmt_thresho$	ol E nable interrupt when
				INTR_STATE.fmt_threshold is set.

INTR_TEST

Interrupt Test Register - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0x7fff

Fields

Bits	Type	Reset	Name	Description
31:15				Reserved
14	wo	0x0	host_timeou	atWrite 1 to force
				INTR_STATE.host_timeout to 1.
13	wo	0x0	$unexp_stop$	Write 1 to force INTR_STATE.unexp_stop
				to 1.
12	wo	0x0	$acq_stretch$	Write 1 to force
				INTR_STATE.acq_stretch to 1.
11	wo	0x0	$tx_threshold$	d Write 1 to force
				INTR STATE.tx threshold to 1.

Bits	Type	Reset	Name	Description
10	wo	0x0	tx_stretch	Write 1 to force INTR_STATE.tx_stretch
				to 1.
9	wo	0x0	$\mathrm{cmd}_\mathrm{comple}$	etWrite 1 to force
				INTR_STATE.cmd_complete to 1.
8	wo	0x0	$sda_unstabl$	leWrite 1 to force
				${\tt INTR_STATE.sda_unstable} \ {\tt to} \ 1.$
7	wo	0x0	$stretch_time$	eoWhrite 1 to force
				INTR_STATE.stretch_timeout to 1.
6	wo	0x0	$sda_interfer$	enWeite 1 to force
				INTR_STATE.sda_interference to 1.
5	wo	0x0	$scl_interfere$	enWerite 1 to force
				${\tt INTR_STATE.scl_interference}\ {\tt to}\ 1.$
4	wo	0x0	controller_h	aMVrite 1 to force
				${\tt INTR_STATE.controller_halt}$ to 1.
3	wo	0x0	$rx_overflow$	Write 1 to force
				INTR_STATE.rx_overflow to 1.
2	wo	0x0	acq_thresho	oldWrite 1 to force
				${\tt INTR_STATE.acq_threshold}$ to $1.$
1	wo	0x0	$rx_threshole$	d Write 1 to force
				INTR_STATE.rx_threshold to 1.
0	wo	0x0	$fmt_thresho$	oldWrite 1 to force
				${\tt INTR_STATE.fmt_threshold} \ \ to \ 1.$

ALERT_TEST

Alert Test Register - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Ox1}$

Fields

{"reg": [{"name": "fatal_fault", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}],

Bits	Type	Reset	Name	Description
31:1	wo	0x0	fatal_fault	Reserved Write 1 to trigger one alert event of this kind.

CTRL

I2C Control Register - Offset: 0x10 - Reset default: 0x0 - Reset mask: 0x7f

Fields

{"reg": [{"name": "ENABLEHOST", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "ENABLE

Bits	Type	Reset	Name
31:7			Reserved
6	rw	0x0	TX_STRETCH_CTRL_EN
5	rw	0x0	MULTI_CONTROLLER_MONITOR_EN
4	rw	0x0	ACK_CTRL_EN
3	rw	0x0	NACK_ADDR_AFTER_TIMEOUT
2	rw	0x0	LLPBK
1	rw	0x0	ENABLETARGET
0	rw	0x0	ENABLEHOST

CTRL . TX_STRETCH_CTRL_EN

If set to 1, this bit causes a read transfer addressed to this target to set the corresponding bit in TARGET_EVENTS.

While TARGET_EVENTS.TX_PENDING is 1, subsequent read transactions will stretch the clock, even if there is data in the TX FIFO.

If enabled, this function allows software to confirm the data in the TX FIFO should be released for the current read. This may be useful for cases where the TX FIFO has data that does not apply to the current transfer. For example, the transaction could've targeted an alternate function via another address.

CTRL . MULTI CONTROLLER MONITOR EN

Enable the bus monitor in multi-controller mode.

If a 0->1 transition happens while CTRL.ENABLEHOST and CTRL.ENABLETARGET are both 0, the bus monitor will enable and begin in the "bus busy" state. To transition to a bus free state, HOST_TIMEOUT_CTRL must be nonzero, so the bus monitor may count out idle cycles to confirm the freedom to transmit. In addition, the bus monitor will track whether the bus is free based on the enabled timeouts and detected Stop symbols. For multi-controller mode, ensure CTRL.MULTI_CONTROLLER_MONITOR_EN becomes 1 no later than CTRL.ENABLEHOST or CTRL.ENABLETARGET. This bit can be set at the same time as either or both of the other two, though.

Note that if CTRL.MULTI_CONTROLLER_MONITOR_EN is set after CTRL.ENABLEHOST or CTRL.ENABLETARGET, the bus monitor will begin in the "bus free" state instead. This would violate the proper protocol for a controller to join a

multi-controller environment. However, if this controller is known to be the first to join, this ordering will enable skipping the idle wait.

When 0, the bus monitor will report that the bus is always free, so the controller FSM is never blocked from transmitting.

CTRL . ACK CTRL EN

Enable I2C Target ACK Control Mode.

ACK Control Mode works together with TARGET_ACK_CTRL.NBYTES to allow software to control upper-layer protocol (N)ACKing (e.g. as in SMBus). This bit enables the mode when 1, and TARGET_ACK_CTRL.NBYTES limits how many bytes may be automatically ACK'd while the ACQ FIFO has space. If it is 0, the decision to ACK or NACK is made only from stretching timeouts and CTRL.NACK_ADDR_AFTER_TIMEOUT.

CTRL . NACK_ADDR_AFTER_TIMEOUT

Enable NACKing the address on a stretch timeout.

This is a Target mode feature. If enabled (1), a stretch timeout will cause the device to NACK the address byte. If disabled (0), a stretch timeout will cause the device to ACK the address byte. SMBus requires that devices always ACK their address, even for read commands. However, non-SMBus protocols may have a different approach and can choose to NACK instead.

Note that both cases handle data bytes the same way. For writes, the Target module will NACK all subsequent data bytes until it receives a Stop. For reads, the Target module will release SDA, causing 0xff to be returned for all data bytes until it receives a Stop.

CTRL . LLPBK

Enable I2C line loopback test If line loopback is enabled, the internal design sees ACQ and RX data as "1"

CTRL . ENABLETARGET

Enable Target I2C functionality

CTRL . ENABLEHOST

Enable Host I2C functionality

STATUS

I2C Live Status Register for Host and Target modes - Offset: 0x14 - Reset default: 0x33c - Reset mask: 0x7ff

Fields

{"reg": [{"name": "FMTFULL", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "RXFULL", "

Bits	Type	Reset	Name	Description
31:11				Reserved
10	$_{\rm ro}$	x	ACK_CT	TRIATSTREATCHTECTION at (N)ACK phase due
				to zero count in TARGET_ACK_CTRL.NBYTES
9	$_{ m ro}$	0x1	ACQEME	PTMrget mode receive FIFO is empty
8	$_{ m ro}$	0x1	TXEMPT	TYTarget mode TX FIFO is empty
7	$_{ m ro}$	X	ACQFUL	LTarget mode receive FIFO is full
6	$_{ m ro}$	X	TXFULL	Target mode TX FIFO is full
5	$_{ m ro}$	0x1	RXEMPT	TyHost mode RX FIFO is empty
4	$_{ m ro}$	0x1	TARGET	IDaget functionality is idle. No Target
				transaction is in progress
3	$_{ m ro}$	0x1	HOSTIDI	LEMost functionality is idle. No Host transaction
				is in progress
2	$_{ m ro}$	0x1	FMTEMI	PTNst mode FMT FIFO is empty
1	$_{ m ro}$	X	RXFULL	Host mode RX FIFO is full
0	$_{ m ro}$	X	FMTFUL	LHost mode FMT FIFO is full

RDATA

I2C Read Data - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xff

Fields

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	$_{ m ro}$	\mathbf{x}	RDATA	

FDATA

I2C Host Format Data

Writes to this register are used to define and drive Controller-Mode transactions.

- Offset: 0x1c - Reset default: 0x0 - Reset mask: 0x1fff

Fields

{"reg": [{"name": "FBYTE", "bits": 8, "attr": ["wo"], "rotate": 0}, {"name": "START", "bits"

Bits	Type	Reset	Name
31:13			Reserved
12	wo	0x0	NAKOK
11	wo	0x0	RCONT
10	wo	0x0	READB
9	wo	0x0	STOP
8	wo	0x0	START
7:0	wo	0x0	FBYTE

FDATA . NAKOK

For the current controller-transmitter byte (WRITE), do not halt via CONTROLLER_EVENTS or assert the 'controller_halt' interrupt if the current byte is not ACK'd.

FDATA . RCONT

Do not NACK the last byte read, let the read operation continue.

FDATA . READB

Transfer Direction Indicator.

If unset, this write to FDATA defines a controller-transmitter operation (WRITE). A single byte of data (FBYTE) is written to the bus.

If set, this write to FDATA defines a controller-receiver operation (READ). The value of FBYTE defines the number of bytes read from the bus. (256 if FBYTE==0)" After this number of bytes are read, the final byte will be NACKed to end the transfer unless RCONT is also set.

FDATA . STOP

Issue a STOP condition after transmitting FBYTE.

FDATA . START

Issue a START condition before transmitting FBYTE.

FDATA . FBYTE

Format Byte.

If no flags are set, hardware will transmit this byte directly.

If READB is set, this field becomes the number of bytes hardware will automatically read from the bus.

FIFO_CTRL

I2C FIFO control register - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0x183

Fields

{"reg": [{"name": "RXRST", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "FMTRST", "bits": 1, "attr": ["wo"], "bits": ["wo"], "bi

Bits	Type	Reset	Name Description
31:9			Reserved
8	wo	0x0	TXRSTTX FIFO reset. Write 1 to the register resets
			it. Read returns 0
7	wo	0x0	ACQRSACQ FIFO reset. Write 1 to the register
			resets it. Read returns 0
6:2			Reserved
1	wo	0x0	FMTRSHMT fifo reset. Write 1 to the register resets
			FMT_FIFO. Read returns 0
0	wo	0x0	RXRSTRX fifo reset. Write 1 to the register resets
			RX_FIFO. Read returns 0

HOST_FIFO_CONFIG

Host mode FIFO configuration - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0xfff0fff

{"reg": [{"name": "RX_THRESH", "bits": 12, "attr": ["rw"], "rotate": 0}, {"bits": 4}, {"name": "reg": [{"name": "RX_THRESH", "bits": 4}, {"name": "reg": ["rw"], "rotate": 0}, {"bits": 4}, {"name": ["rw"], "rotate": 0}, {"name": ["rw"], "rotate": ["rw"], "rw"], "

Bits Typ	e Rese	t Name Description
31:28		Reserved
$27{:}16\:\mathrm{rw}$	0x0	FMT_Third ESH level for FMT interrupts. Whilst the
		number of used entries in the FMT FIFO is below this
		setting, the fmt_threshold interrupt will be asserted.
15:12		Reserved
11:0 rw	0x0	RX_THRESHold level for RX interrupts. Whilst the level of
		data in the RX FIFO is above this setting, the
		rx_threshold interrupt will be asserted.

TARGET_FIFO_CONFIG

Target mode FIFO configuration - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0xfff0fff

Fields

{"reg": [{"name": "TX_THRESH", "bits": 12, "attr": ["rw"], "rotate": 0}, {"bits": 4}, {"name": "TX_THRESH", "bits": 4}, {"name": "tx_THRESH",

Bits Typ	e Rese	t Name Description
31:28		Reserved
$27{:}16\;\mathrm{rw}$	0x0	ACQ_THRESSEd level for ACQ interrupts. Whilst the level
		of data in the ACQ FIFO is above this setting, the
		acq_threshold interrupt will be asserted.
15:12		Reserved
11:0 rw	0x0	TX_THRESHold level for TX interrupts. Whilst the number
		of used entries in the TX FIFO is below this setting,
		the $tx_threshold$ interrupt will be asserted.

HOST_FIFO_STATUS

Host mode FIFO status register - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0xfff0fff

{"reg": [{"name": "FMTLVL", "bits": 12, "attr": ["ro"], "rotate": 0}, {"bits": 4}, {"name":

Bits	Type	Reset	Name	Description
31:28				Reserved
27:16	$_{ m ro}$	X	RXLVL	Current fill level of RX fifo
15:12				Reserved
11:0	ro	X	FMTLVL	Current fill level of FMT fifo

TARGET_FIFO_STATUS

Target mode FIFO status register - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0xfff0fff

Fields

{"reg": [{"name": "TXLVL", "bits": 12, "attr": ["ro"], "rotate": 0}, {"bits": 4}, {"name": "

Bits	Type	Reset	Name	Description
31:28				Reserved
27:16	$_{ m ro}$	X	ACQLVL	Current fill level of ACQ fifo
15:12				Reserved
11:0	$_{ m ro}$	X	TXLVL	Current fill level of TX fifo

OVRD

I2C Override Control Register - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0x7

Fields

{"reg": [{"name": "TXOVRDEN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "SCLVAL",

Bits	Type	Reset	Name	Description
31:3				Reserved

Bits	Type	Reset	Name	Description
2	rw	0x0	SDAVA	LValue for SDA Override. Set to 0 to drive TX
				Low, and set to 1 for high-Z
1	rw	0x0	SCLVA:	LValue for SCL Override. Set to 0 to drive TX
				Low, and set to 1 for high-Z
0	rw	0x0	TXOVE	RIDEA ride the SDA and SCL TX signals.

VAL

Oversampled RX values - Offset: 0x38 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

Bits	Type	Reset	Name Description
31:16	ro	X	SDA_RXast 16 oversampled values of SDA. Most
15:0	ro	X	recent bit is bit 16, oldest 31. SCL_RKast 16 oversampled values of SCL. Most recent bit is bit 0, oldest 15.

TIMING0

Detailed I2C Timings (directly corresponding to table 10 in the I2C Specification). All values are expressed in units of the input clock period. These must be greater than 2 in order for the change in SCL to propagate to the input of the FSM so that acknowledgements are detected correctly. - Offset: 0x3c - Reset default: 0x0 - Reset mask: 0x1fff1fff

Fields

```
{"reg": [{"name": "THIGH", "bits": 13, "attr": ["rw"], "rotate": 0}, {"bits": 3}, {"name": "
```

Bits Type Re	eset NameDescription	
31:29	Reserved	

Bits Typ	Bits Type Reset NameDescription					
28:16 rw	0x0	TLOWhe actual time to hold SCL low between any two SCL				
		pulses. This field is sized to have a range of at least				
		Standard Mode's 4.7 us max with a core clock at 1 GHz.				
15:13		Reserved				
12:0 rw	0x0	THIGHe actual time to hold SCL high in a given pulse. This				
		field is sized to have a range of at least Standard Mode's				
		4.0 us max with a core clock at 1 GHz.				

TIMING1

Detailed I2C Timings (directly corresponding to table 10 in the I2C Specification). All values are expressed in units of the input clock period. - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0x1ff03ff

Fields

Bits Typ	Bits TypeResetNameDescription				
31:25		Reserved			
24:16 rw	0x0	T_F The nominal fall time to anticipate for the bus			
		(influences SDA hold times). This field is sized to have a range of at least Standard Mode's 300 ns max with a core clock at 1 GHz.			
15:10		Reserved			
9:0 rw	0x0	T_RThe nominal rise time to anticipate for the bus (depends on capacitance). This field is sized to have a range of at least Standard Mode's 1000 ns max with a core clock at 1 GHz.			

TIMING2

Detailed I2C Timings (directly corresponding to table 10 in the I2C Specification). All values are expressed in units of the input clock period. - Offset: 0x44 - Reset default: 0x0 - Reset mask: 0x1fff1fff

Fields

```
{"reg": [{"name": "TSU_STA", "bits": 13, "attr": ["rw"], "rotate": 0}, {"bits": 3}, {"name"
```

Bits Typ	Bits Type Reset Name Description				
31:29		Reserved			
28:16 rw	0x0	THD_ASTAal hold time for start signals. This field is sized to have a range of at least Standard Mode's 4.0 us max with a core clock at 1 GHz.			
15:13		Reserved			
12:0 rw	0x0	TSU_Add setup time for repeated start signals. This field is sized to have a range of at least Standard Mode's 4.7 us max with a core clock at 1 GHz.			

TIMING3

Detailed I2C Timings (directly corresponding to table 10, in the I2C Specification). All values are expressed in units of the input clock period. - Offset: 0x48 - Reset default: 0x0 - Reset mask: 0x1fff01ff

Fields

Bits	Type	Reset	Name
31:29			Reserved
28:16	rw	0x0	THD_DAT
15:9			Reserved
8:0	rw	0x0	TSU_DAT

TIMING3. THD_DAT

Actual hold time for data (or ack) bits. (Note, where required, the parameters TVD_DAT is taken to be THD_DAT+T_F) This field is sized to have a range that accommodates Standard Mode's 3.45 us max for TVD_DAT with a core clock at 1 GHz. However, this field is generally expected to represent a time substantially shorter than that. It should be long enough to cover the maximum round-trip latency from output pins, through pads and voltage transitions on the board, and back to the input pins, but it should not be substantially greater.

TIMING3 . TSU_DAT

Actual setup time for data (or ack) bits. This field is sized to have a range of at least Standard Mode's 250 ns max with a core clock at 1 GHz.

TIMING4

Detailed I2C Timings (directly corresponding to table 10, in the I2C Specification). All values are expressed in units of the input clock period. - Offset: 0x4c - Reset default: 0x0 - Reset mask: 0x1fff1fff

Fields

```
{"reg": [{"name": "TSU_STO", "bits": 13, "attr": ["rw"], "rotate": 0}, {"bits": 3}, {"name": "reg": ["rw"], "rotate": 0}, {"bits": 3}, {"name": "reg": ["rw"], "rotate": 0}, {"bits": 3}, {"name": ["rw"], "rotate": 0}, {"name": ["rw"], "rotate": ["rw"], "r
```

Bits Typ	Bits Type Reset NameDescription				
31:29		Reserved			
$28:16\mathrm{rw}$	0x0	T_BUNEtual time between each STOP signal and the			
		following START signal. This field is sized to have a range of at least Standard Mode's 4.7 us max with a core clock at 1 GHz.			
15:13		Reserved			
12:0 rw	0x0	TSU_AGEQal setup time for stop signals. This field is sized to have a range of at least Standard Mode's 4.0 us max with a core clock at 1 GHz.			

TIMEOUT_CTRL

I2C clock stretching and bus timeout control.

This timeout must be enabled by setting TIMEOUT_CTRL.EN to 1, and the behavior of this feature depends on the value of TIMEOUT_CTRL.MODE.

If the mode is "STRETCH_TIMEOUT", this is used in I2C controller mode to detect whether a connected target is stretching a single low time beyond the timeout value. Configured as such, this timeout is more informative and doesn't do more than assert the "stretch_timeout" interrupt.

If the mode is "BUS_TIMEOUT", it is used to detect whether the clock has been held low for too long instead, inclusive of the controller's clock low time. This is useful for an SMBus context, where the VAL programmed should be tTIMEOUT:MIN. - Offset: 0x50 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

```
{"reg": [{"name": "VAL", "bits": 30, "attr": ["rw"], "rotate": 0}, {"name": "MODE", "bits":
```

Bits	Type	Reset	Name
31	rw	0x0	EN
30	rw	0x0	MODE
29:0	rw	0x0	VAL

TIMEOUT_CTRL . EN

Enable stretch timeout or bus timeout feature

TIMEOUT_CTRL . MODE

Selects the timeout mode, between a stretch timeout and a bus timeout.

Between the two modes, the primary difference is how much of the clock low period is counted. For a stretch timeout, only the time that another device holds the clock low will be counted. For a bus timeout, the entire clock low time is counted, consistent with the SMBus tTIMEOUT type.

TIMEOUT_CTRL.EN must be 1 for either of these features to be enabled.

ValueName Description

- 0x0 STRETCHE thin MOEOIST target stretch timeout. The counter will track how long the clock has been stretched by another device while the controller is active.
- 0x1 BUS_TTMEXOMEEut is a clock low timeout. The counter will track how long the clock low period is, inclusive of the controller's ordinary low count. A timeout will set

 !!CONTROLLER_EVENTS.BUS_TIMEOUT and cause a

TIMEOUT_CTRL . VAL

Clock stretching timeout value (in units of input clock frequency)

"controller halt" interrupt.

TARGET_ID

I2C target address and mask pairs - Offset: 0x54 - Reset default: 0x0 - Reset mask: 0xfffffff

{"reg": [{"name": "ADDRESSO", "bits": 7, "attr": ["rw"], "rotate": 0}, {"name": "MASKO", "bits": 7, "attr": ["rw"], "bits": ["rw"], "bits": ["rw"], "bits": ["rw"]

Bits	Type	Reset	Name Description
31:28			Reserved
27:21	rw	0x0	MASK1I2C target mask number 1. At least one bit in
			MASK1 must be set to 1 for ADDRESS1 to be
			used.
20:14	rw	0x0	ADDRESS target address number 1
13:7	rw	0x0	MASK0I2C target mask number 0. At least one bit in
			MASK0 must be set to 1 for ADDRESS0 to be
			used.
6:0	rw	0x0	ADDREES:0 target address number 0

ACQDATA

I2C target acquired data - Offset: 0x58 - Reset default: 0x0 - Reset mask: 0x7ff

Fields

{"reg": [{"name": "ABYTE", "bits": 8, "attr": ["ro"], "rotate": 0}, {"name": "SIGNAL", "bits": 1, "attr": ["ro"], "bits": 1, "attr": ["ro"], "bits": 1, "attr": ["ro"], "a

Bits	Type	Reset	Name
31:11			Reserved
10:8	ro	X	SIGNAL
7:0	ro	X	ABYTE

ACQDATA . SIGNAL

Indicates any control symbols associated with the ABYTE.

For the STOP symbol, a stretch timeout or other unexpected events will cause a NACK_STOP to appear in the ACQ FIFO. If the ACQ FIFO doesn't have enough space to record a START and a STOP, the transaction will be dropped entirely on a stretch timeout. In that case, the START byte will not appear (neither as START nor NACK_START), but a standalone NACK_STOP may, if there was space. Software can discard any standalone NACK_STOP that appears.

See the associated values for more information about the contents.

ValuNamDescription

- 0x0 NONABYTE contains an ordinary data byte that was received and ACK'd. 0x1 STARTSTART condition preceded the ABYTE to start a new transaction.
- ABYTE contains the 7-bit I2C address plus R/W command bit in the order received on the bus, MSB first.
- 0x2 STOR STOP condition was received for a transaction including a transfer that addressed this Target. No transfers addressing this Target in that transaction were NACK'd. ABYTE contains no data.
- 0x3 RESTARTeated START condition preceded the ABYTE, extending the current transaction with a new transfer. ABYTE contains the 7-bit I2C address plus R/W command bit in the order received on the bus, MSB first.
- 0x4 NACMBYTE contains an ordinary data byte that was received and NACK'd.
- 0x5 NACK STARR Condition preceded the ABYTE (including repeated START) that was part of a NACK'd transfer. The ABYTE contains the matching I2C address and command bit. The ABYTE was ACK'd, but the rest of the transaction was NACK'ed.
- 0x6 NACK_transaction including a transfer that addressed this Target was ended, but the transaction ended abnormally and/or the transfer was NACK'd. The end can be due to a STOP condition or unexpected events, such as a bus timeout (if enabled). ABYTE contains no data. NACKing can occur for multiple reasons, including a stretch timeout, a SW-directed NACK, or lost arbitration. This signal is a bucket for all these error-type terminations.

Other values are reserved.

ACQDATA . ABYTE

Address for accepted transaction or acquired byte

TXDATA

I2C target transmit data - Offset: 0x5c - Reset default: 0x0 - Reset mask: 0xff

Fields

```
{"reg": [{"name": "TXDATA", "bits": 8, "attr": ["wo"], "rotate": 0}, {"bits": 24}], "config"
```

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	wo	0x0	TXDATA	

HOST_TIMEOUT_CTRL

I2C host clock generation timeout value (in units of input clock frequency).

In an active transaction in Target-Mode, if the Controller ceases to send SCL pulses for this number of cycles then the "host_timeout" interrupt will be asserted.

In multi-controller monitoring mode, <code>HOST_TIMEOUT_CTRL</code> is required to be nonzero to transition out of the initial busy state. Set this CSR to 0 to disable this behaviour. - Offset: <code>0x60</code> - Reset default: <code>0x0</code> - Reset mask: <code>0xfffff</code>

Fields

{"reg": [{"name": "HOST_TIMEOUT_CTRL", "bits": 20, "attr": ["rw"], "rotate": 0}, {"bits": 12

Bits	Type	Reset	Name	Description
31:20				Reserved
19:0	rw	0x0	HOST_TIMEOUT_CTRL	

TARGET_TIMEOUT_CTRL

I2C target internal stretching timeout control. When the target has stretched beyond this time it will send a NACK for incoming data bytes or release SDA for outgoing data bytes. The behavior for the address byte is configurable via CTRL.ACK_ADDR_AFTER_TIMEOUT. Note that the count accumulates stretching time over the course of a transaction. In other words, this is equivalent to the SMBus cumulative target clock extension time. - Offset: 0x64 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

```
{"reg": [{"name": "VAL", "bits": 31, "attr": ["rw"], "rotate": 0}, {"name": "EN", "bits": 1
```

Bits	Type	Reset	Name	Description
31	rw	0x0	EN	Enable timeout feature and send NACK once
30:0	rw	0x 0	VAL	the timeout has been reached Clock stretching timeout value (in units of input clock frequency)

TARGET_NACK_COUNT

Number of times the I2C target has NACK'ed a new transaction since the last read of this register. Reading this register clears it. This is useful because when the ACQ FIFO is full the software know that a NACK has occurred, but without this register would not know how many transactions it missed. When it reaches its maximum value it will stay at that value. - Offset: 0x68 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "TARGET_NACK_COUNT", "bits": 8, "attr": ["rc"], "rotate": -90}, {"bits": 2

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	$_{\rm rc}$	0x0	TARGET_NACK_COUNT	

TARGET_ACK_CTRL

Controls for mid-transfer (N)ACK phase handling - Offset: 0x6c - Reset default: 0x0 - Reset mask: 0x800001ff

Fields

{"reg": [{"name": "NBYTES", "bits": 9, "attr": ["rw"], "rotate": 0}, {"bits": 22}, {"name":

Bits	Type	Reset	Name
31	wo	X	NACK
30:9			Reserved
8:0	rw	\mathbf{x}	NBYTES

TARGET_ACK_CTRL . NACK

When the Target module stretches on the (N)ACK phase of a Write due to TARGET_ACK_CTRL.NBYTES being 0, writing a 1 here will cause it to send a NACK.

If software chooses to NACK, note that the NACKing behavior is the same as if a stretch timeout occurred. The rest of the transaction will be NACK'd, including subsequent transfers. For the address byte, the (N)ACK phase of subsequent transfers will follow the behavior specified by CTRL.NACK_ADDR_AFTER_TIMEOUT.

Automatically clears to 0.

TARGET ACK CTRL. NBYTES

Remaining number of bytes the Target module may ACK automatically.

If CTRL.ACK_CTRL_EN is set to 1, the Target module will stretch the clock at the (N)ACK phase of a byte if this CSR is 0, awaiting software's instructions.

At the beginning of each Write transfer, this byte count is reset to 0. Writes to this CSR also are only accepted while the Target module is stretching the clock. The Target module will always ACK its address if the ACQ FIFO has space. For data bytes afterwards, it will stop at the (N)ACK phase and stretch the clock when this CSR is 0. For each data byte that is ACK'd in a transaction, the byte count will decrease by 1.

Note that a full ACQ FIFO can still cause the Target module to halt at the beginning of a new byte. The ACK Control Mode provides an additional synchronization point, during the (N)ACK phase instead of after. For both cases, TARGET_TIMEOUT_CTRL applies, and stretching past the timeout will produce an automatic NACK.

This mode can be used to implement the mid-transfer (N)ACK responses required by various SMBus protocols.

ACQ FIFO NEXT DATA

The data byte pending to be written to the ACQ FIFO.

This CSR is only valid while the Target module is stretching in the (N)ACK phase, indicated by $\texttt{STATUS.ACK_CTRL_STRETCH}$. It is intended to be used with ACK Control Mode, so software may check the current byte. - Offset: 0x70 - Reset default: 0x0 - Reset mask: 0xff

{"reg": [{"name": "ACQ_FIFO_NEXT_DATA", "bits": 8, "attr": ["ro"], "rotate": -90}, {"bits":

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	ro	X	ACQ_FIFO_NEXT_DATA	

HOST NACK HANDLER TIMEOUT

Timeout in Host-Mode for an unhandled NACK before hardware automatically ends the transaction. (in units of input clock frequency)

If an active Controller-Transmitter transfer receives a NACK from the Target, the CONTROLLER_EVENTS.NACK bit is set. In turn, this causes the Controller FSM to halt awaiting software intervention, and the 'controller_halt' interrupt may assert. Software must clear the CONTROLLER_EVENTS.NACK bit to allow the state machine to continue, typically after clearing out the FMTFIFO to start a new transfer. While halted, the active transaction is not ended (no STOP (P) condition is created), and the block asserts SCL and leaves SDA released.

This timeout can be used to automatically produce a STOP condition, whether as a backstop for slow software responses (longer timeout) or as a convenience (short timeout). If the timeout expires, the Controller FSM will issue a STOP (P) condition on the bus to end the active transaction. Additionally, the CONTROLLER_EVENTS.UNHANDLED_NACK_TIMEOUT bit is set to alert software, and the FSM will return to the idle state and halt until the bit is cleared.

The enable bit must be set for this feature to operate. - Offset: 0x74 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "VAL", "bits": 31, "attr": ["rw"], "rotate": 0}, {"name": "EN", "bits": 1

Bits	Type	Reset	Name	Description
31 30:0	rw rw	0x0 0x0	EN VAL	Timeout enable Unhandled NAK timeout value (in units of input clock frequency)

CONTROLLER EVENTS

Latched events that explain why the controller halted.

Any bits that are set must be written (with a 1) to clear the CONTROLLER_HALT interrupt. - Offset: 0x78 - Reset default: 0x0 - Reset mask: 0xf

Fields

{"reg": [{"name": "NACK", "bits": 1, "attr": ["rw1c"], "rotate": -90}, {"name": "UNHANDLED_1

Bits	Type	Reset	Name	Description
31:4				Reserved
3	rw1c	0x0	ARBITRAT	TION ost Office active transaction has terminated
				due to lost arbitration.
2	rw1c	0x0	BUS_TIME	EQUESt-Mode active transaction has terminated
				due to a bus timeout activated by
				TIMEOUT_CTRL.
1	rw1c	0x0	UNHANDL	EADHONAMKdeTAMEOUTAnsaction has been ended
				by the HOST_NACK_HANDLER_TIMEOUT
				mechanism.
0	rw1c	0x0	NACK	Received an unexpected NACK

TARGET_EVENTS

Latched events that can cause the target module to stretch the clock at the beginning of a read transfer.

These events cause TX FIFO-related stretching even when the TX FIFO has data available. Any bits that are set must be written (with a 1) to clear the tx_stretch interrupt.

This CSR serves as a gate to prevent the Target module from responding to a read command with unrelated, leftover data. - Offset: 0x7c - Reset default: 0x0 - Reset mask: 0x7

Fields

```
{"reg": [{"name": "TX_PENDING", "bits": 1, "attr": ["rw1c"], "rotate": -90}, {"name": "BUS_"
```

Bits	Type	Reset	Name
31:3			Reserved
2	rw1c	0x0	ARBITRATION_LOST
1	rw1c	0x0	BUS_TIMEOUT
0	rw1c	0x0	TX_PENDING

TARGET_EVENTS . ARBITRATION_LOST

A Target-Mode read transfer has terminated due to lost arbitration.

TARGET_EVENTS . BUS_TIMEOUT

A Target-Mode read transfer has terminated due to a bus timeout activated by ${\tt TIMEOUT_CTRL}$.

TARGET_EVENTS . TX_PENDING

A new Target-Mode read transfer has arrived that addressed this target.

This bit is used by software to confirm the release of the contents in the TX FIFO. If the contents do not apply, software should first reset the TX FIFO, then load it with the correct data, then clear this bit.

Optionally enabled by CTRL.TX_STRETCH_CTRL_EN.

irq_router

registers.md

Summary

Name	Offset	Length	Description
irq_router.IRQ_TARGET_MASK	0x0	4	Target selection bitmask control register

IRQ_TARGET_MASK

Target selection bitmask control register - Offset: 0x0 - Reset default: 0x1 - Reset mask: 0xffffffff

Bits	Type	Reset	Name Description
31:0	rw	0x1	mask Target selection bitmask control register for single
			interrupt line. Reflects interrupt line logic level.

l2_ecc_config

registers.md

Summary

Name	Offset	Length	Description
ECC_manager.mismatch_count	0x0	4	Correctable mismatches caught by ecc on access
ECC_manager.scrub_interval	0x4	4	Interval between scrubs
ECC_manager.scrub_fix_count	0x8	4	Correctable mismatches caught by ecc on scrub
ECC_manager.scrub_uncorrectable	e <u>0</u> ¤ount	4	Uncorrectable mismatches caught by ecc on scrub
ECC_manager.write_mask_data_n	0x10	4	Testing: Inverted write mask for data bits
ECC_manager.write_mask_ecc_n	0x14	4	Testing: Inverted write mask for ECC bits

$mismatch_count$

Correctable mismatches caught by ecc on access - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "correctable_mismatches", "bits": 32, "attr": ["rw0c"], "rotate": 0}], "co

Bits	Type	Reset	Name	Description
31:0	rw0c	0x0	$correctable_{_}$	_mismatChesectable mismatches caught
				by ecc on access

$scrub_interval$

Interval between scrubs - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "scrub_interval", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"I

Bits	Type	Reset	Name	Description
31:0	rw	0x0	$scrub_interval$	Interval between scrubs

$scrub_fix_count$

Correctable mismatches caught by ecc on scrub - Offset: $\tt 0x8$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

Bits	Type	Reset	Name	Description
31:0	rw0c	0x0	correctable	_mismat@oesectable mismatches caught
				by ecc on scrub

scrub_uncorrectable_count

Uncorrectable mismatches caught by ecc on scrub - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Oxffffffff}$

{"reg": [{"name": "uncorrectable_mismatches", "bits": 32, "attr": ["rw0c"], "rotate": 0}],

Bits	Type	Reset	Name	Description
31:0	rw0c	0x0	uncorrectable	_mismatches
				caught by ecc on scrub

$write_mask_data_n$

Testing: Inverted write mask for data bits - Offset: 0x10 - Reset default: 0x0 -

Reset mask: Oxfffffff

Fields

{"reg": [{"name": "write_mask_data_n", "bits": 32, "attr": ["rw"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description	
31:0	rw	0x0	write_mask	dataTesting: Inverted write mask for	
			data bits		

write_mask_ecc_n

Testing: Inverted write mask for ECC bits - Offset: 0x14 - Reset default: 0x0

- Reset mask: 0x7f

Fields

{"reg": [{"name": "write_mask_ecc_n", "bits": 7, "attr": ["rw"], "rotate": -90}, {"bits": 2

Bits	Type	Reset	Name	Description
31:7 6:0	rw	0x0	write_mask_e	Reserved ccTesting: Inverted write mask for ECC bits

mailbox

${\bf registers.md}$

Summary

Name	Offset	Length	Description
mailbox.IRQ_SND_STAT	0x0	4	Sender interrupt status
			register
mailbox.IRQ_SND_SET	0x4	4	Sender interrupt set register
mailbox.IRQ_SND_CLR	0x8	4	Sender interrupt clear register
mailbox.IRQ_SND_EN	0xc	4	Sender interrupt enable
			register
$\operatorname{mailbox}.\mathtt{IRQ}_\mathtt{RCV}_\mathtt{STAT}$	0x40	4	Receiver interrupt status
			register
mailbox.IRQ_RCV_SET	0x44	4	Receiver interrupt set register
${ m mailbox.IRQ_RCV_CLR}$	0x48	4	Receiver interrupt clear
			register
mailbox.IRQ_RCV_EN	0x4c	4	Receiver interrupt enable
			register
mailbox.LETTER0	0x80	4	Memory region 0 to put a
			message or pointer
mailbox.LETTER1	0x84	4	Memory region 1 to put a
			message or pointer

IRQ_SND_STAT

Sender interrupt status register - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "stat", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "reserved", "]

Bits	Type	Reset	Name	Description
31:1	ro ro	X X		dreserved Sender side interrupt status. Receiver confirms letter. Reflects interrupt line logic level.

IRQ_SND_SET

Sender interrupt set register - Offset: $\tt 0x4$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "set", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "bits": ["wo"], "bits

Bits	Type	Reset	Name	Description
31:1	ro wo	x x	reserved set	reserved Sender side interrupt set. Receiver confirms letter.

IRQ_SND_CLR

Sender interrupt clear register - Offset: $\tt 0x8$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "clr", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "bits": ["wo"],

Bits	Type	Reset	Name	Description
31:1	ro wo	x x	reserved clr	reserved Sender side interrupt clear. Receiver confirms letter.

IRQ_SND_EN

Sender interrupt enable register - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Oxffffffff}$

Fields

{"reg": [{"name": "en", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "reserved", "bit

Bits	Type	Reset	Name	Description
31:1 0	ro rw	$0x0 \\ 0x0$	reserved en	reserved Sender side interrupt enable. Receiver confirms letter.

IRQ_RCV_STAT

Receiver interrupt status register - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "stat", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "reserved", "l

Bits	Type	Reset	Name	Description
31:1	ro ro	x x		Receiver side interrupt status. Sender notifies receiver of a new letter arriving. Reflects interrupt line logic level.

IRQ_RCV_SET

Receiver interrupt set register - Offset: 0x44 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "set", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "bits": ["w

Bits	Type	Reset	Name	Description
31:1	ro wo	x x		reserved Receiver side interrupt set. Sender notifies receiver of a new letter arriving.

IRQ_RCV_CLR

Receiver interrupt clear register - Offset: 0x48 - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "clr", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["wo"], "bits": ["wo"], "bit

Bits	Type	Reset	Name	Description
31:1	ro wo	X X		d reserved Receiver side interrupt clear. Sender notifies receiver of a new letter arriving.

IRQ_RCV_EN

Receiver interrupt enable register - Offset: $\tt 0x4c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

{"reg": [{"name": "en", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "reserved", "bits": 1, "attr": ["rw"], "bits": ["rw"]

Bits	Type	Reset	Name	Description
31:1	ro rw	0x0 $0x0$	reserve en	dreserved Receiver side interrupt enable. Sender notifies receiver of a new letter arriving.

LETTER0

Memory region 0 to put a message or pointer - Offset: 0x80 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "LETTERO", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name	Description
31:0	rw	0x0	LETTER0	

LETTER1

Memory region 1 to put a message or pointer - Offset: 0x84 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "LETTER1", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes":

Bits	Type	Reset	Name	Description
31:0	rw	0x0	LETTER1	

plic

${\bf registers.md}$

Summary

Name	Offset	Length	Description
rv_plic.PRIO0	0x0	4	Interrupt Source 0 Priority
rv_plic.PRIO1	0x4	4	Interrupt Source 1 Priority
rv_plic.PRIO2	0x8	4	Interrupt Source 2 Priority
rv_plic.PRIO3	0xc	4	Interrupt Source 3 Priority
rv_plic.PRIO4	0x10	4	Interrupt Source 4 Priority
rv_plic.PRIO5	0x14	4	Interrupt Source 5 Priority
rv_plic.PRI06	0x18	4	Interrupt Source 6 Priority
rv_plic.PRI07	0x1c	4	Interrupt Source 7 Priority
rv_plic.PRIO8	0x20	4	Interrupt Source 8 Priority
rv_plic.PRIO9	0x24	4	Interrupt Source 9 Priority
rv_plic.PRIO10	0x28	4	Interrupt Source 10 Priority
rv_plic.PRIO11	0x2c	4	Interrupt Source 11 Priority
rv_plic.PRI012	0x30	4	Interrupt Source 12 Priority
rv_plic.PRI013	0x34	4	Interrupt Source 13 Priority
rv_plic.PRIO14	0x38	4	Interrupt Source 14 Priority
rv_plic.PRIO15	0x3c	4	Interrupt Source 15 Priority
$rv_plic.PRIO16$	0x40	4	Interrupt Source 16 Priority
rv_plic.PRIO17	0x44	4	Interrupt Source 17 Priority
rv_plic.PRI018	0x48	4	Interrupt Source 18 Priority
rv_plic.PRIO19	0x4c	4	Interrupt Source 19 Priority
rv_plic.PRIO20	0x50	4	Interrupt Source 20 Priority
rv_plic.PRIO21	0x54	4	Interrupt Source 21 Priority

Name	Offset	Length	Description
rv plic.PRI022	0x58	4	Interrupt Source 22 Priority
rv_plic.PRI023	0x5c	4	Interrupt Source 23 Priority
rv_plic.PRI024	0x60	4	Interrupt Source 24 Priority
rv_plic.PRI025	0x64	4	Interrupt Source 25 Priority
rv_plic.PRI026	0x68	4	Interrupt Source 26 Priority
rv_plic.PRIO27	0x6c	4	Interrupt Source 27 Priority
rv_plic.PRI028	0x70	4	Interrupt Source 28 Priority
rv_plic.PRIO29	0x74	4	Interrupt Source 29 Priority
rv_plic.PRI030	0x78	4	Interrupt Source 30 Priority
rv_plic.PRI031	0x7c	4	Interrupt Source 31 Priority
rv_plic.IP	0x1000	4	Interrupt Pending
rv_plic.IE0	0x2000	4	Interrupt Enable for Target 0
$rv_plic.THRESHOLD0$	0x200000) 4	Threshold of priority for Target 0
rv_plic.CC0	0x200004	4	Claim interrupt by read, complete
			interrupt by write for Target 0.
rv_plic.MSIP0	0x400000	00 4	msip for Hart 0.
rv_plic.ALERT_TEST	0x400400	00 4	Alert Test Register.

PRIO0

Interrupt Source 0 Priority - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO0	

PRIO1

Interrupt Source 1 Priority - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0x7

Fields

{"reg": [{"name": "PRIO1", "bits": 3, "attr": ["rw"], "rotate": -90}, {"bits": 29}], "configure for the configure for th

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO1	

PRIO2

Interrupt Source 2 Priority - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0x7

Fields

{"reg": [{"name": "PRIO2", "bits": 3, "attr": ["rw"], "rotate": -90}, {"bits": 29}], "configure for the configure for th

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO2	

PRIO3

Interrupt Source 3 Priority - Offset: 0xc - Reset default: 0x0 - Reset mask: 0x7

Fields

{"reg": [{"name": "PRIO3", "bits": 3, "attr": ["rw"], "rotate": -90}, {"bits": 29}], "configure for the configure for th

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO3	

PRIO4

Interrupt Source 4 Priority - Offset: $0\mathtt{x}10$ - Reset default: $0\mathtt{x}0$ - Reset mask: $0\mathtt{x}7$

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO4	

PRIO5

Interrupt Source 5 Priority - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO5	

PRIO6

Interrupt Source 6 Priority - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO6	

PRIO7

Interrupt Source 7 Priority - Offset: 0x1c - Reset default: 0x0 - Reset mask: 0x7

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO7	

PRIO8

Interrupt Source 8 Priority - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO8	

PRIO9

Interrupt Source 9 Priority - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO9	

PRIO10

Interrupt Source 10 Priority - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0x7

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO10	

PRIO11

Interrupt Source 11 Priority - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO11	

PRIO12

Interrupt Source 12 Priority - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO12	

PRIO13

Interrupt Source 13 Priority - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0x7

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO13	

PRIO14

Interrupt Source 14 Priority - Offset: 0x38 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO14	

PRIO15

Interrupt Source 15 Priority - Offset: $\tt 0x3c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x7$

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO15	

PRIO16

Interrupt Source 16 Priority - Offset: 0x40 - Reset default: 0x0 - Reset mask: 0x7

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO16	

PRIO17

Interrupt Source 17 Priority - Offset: 0x44 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO17	

PRIO18

Interrupt Source 18 Priority - Offset: 0x48 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO18	

PRIO19

Interrupt Source 19 Priority - Offset: $\tt 0x4c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x7$

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO19	

PRIO20

Interrupt Source 20 Priority - Offset: 0x50 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO20	

PRIO21

Interrupt Source 21 Priority - Offset: 0x54 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO21	

PRIO22

Interrupt Source 22 Priority - Offset: 0x58 - Reset default: 0x0 - Reset mask: 0x7

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO22	

PRIO23

Interrupt Source 23 Priority - Offset: $\tt 0x5c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x7$

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO23	

PRIO24

Interrupt Source 24 Priority - Offset: 0x60 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO24	

PRIO25

Interrupt Source 25 Priority - Offset: 0x64 - Reset default: 0x0 - Reset mask: 0x7

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO25	

PRIO26

Interrupt Source 26 Priority - Offset: 0x68 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO26	

PRIO27

Interrupt Source 27 Priority - Offset: $\tt 0x6c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x7$

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO27	

PRIO28

Interrupt Source 28 Priority - Offset: 0x70 - Reset default: 0x0 - Reset mask: 0x7

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO28	

PRIO29

Interrupt Source 29 Priority - Offset: 0x74 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO29	

PRIO30

Interrupt Source 30 Priority - Offset: 0x78 - Reset default: 0x0 - Reset mask: 0x7

Fields

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO30	

PRIO31

Interrupt Source 31 Priority - Offset: $\tt 0x7c$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x7$

${\bf Fields}$

{"reg": [{"name": "PRIO31", "bits": 3, "attr": ["rw"], "rotate": -90}, {"bits": 29}], "conf

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	PRIO31	

\mathbf{IP}

Interrupt Pending - Offset: $\tt 0x1000$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffffffff$

Fields

Type	Reset	Name	Description
ro	0x0	P_31	Interrupt Pending of Source
ro	0x0	P_30	Interrupt Pending of Source
ro	0x0	P_29	Interrupt Pending of Source
$_{ m ro}$	0x0	P_28	Interrupt Pending of Source
$_{ m ro}$	0x0	P_27	Interrupt Pending of Source
$_{ m ro}$	0x0	P_26	Interrupt Pending of Source
$_{ m ro}$	0x0	P_{25}	Interrupt Pending of Source
$_{ m ro}$	0x0	P_24	Interrupt Pending of Source
$_{ m ro}$	0x0	P_23	Interrupt Pending of Source
$_{ m ro}$	0x0	P_22	Interrupt Pending of Source
$_{ m ro}$	0x0	P_21	Interrupt Pending of Source
$_{ m ro}$	0x0	P_20	Interrupt Pending of Source
$_{ m ro}$	0x0	P_19	Interrupt Pending of Source
$_{ m ro}$	0x0	P_18	Interrupt Pending of Source
$_{ m ro}$	0x0	P_17	Interrupt Pending of Source
$_{ m ro}$	0x0	P_16	Interrupt Pending of Source
$_{ m ro}$	0x0	P_15	Interrupt Pending of Source
$_{ m ro}$	0x0	P_14	Interrupt Pending of Source
$_{ m ro}$	0x0	P_13	Interrupt Pending of Source
ro	0x0	P_12	Interrupt Pending of Source
ro	0x0	P_11	Interrupt Pending of Source
ro	0x0	P_10	Interrupt Pending of Source
	ro r	ro 0x0	ro 0x0 P_31 ro 0x0 P_30 ro 0x0 P_29 ro 0x0 P_28 ro 0x0 P_27 ro 0x0 P_26 ro 0x0 P_25 ro 0x0 P_25 ro 0x0 P_25 ro 0x0 P_23 ro 0x0 P_23 ro 0x0 P_23 ro 0x0 P_22 ro 0x0 P_21 ro 0x0 P_21 ro 0x0 P_19 ro 0x0 P_19 ro 0x0 P_17 ro 0x0 P_17 ro 0x0 P_16 ro 0x0 P_15 ro 0x0 P_15 ro 0x0 P_13

Bits	Type	Reset	Name	Description
9	ro	0x0	P_9	Interrupt Pending of Source
8	ro	0x0	P_8	Interrupt Pending of Source
7	$_{ m ro}$	0x0	P_7	Interrupt Pending of Source
6	$_{ m ro}$	0x0	P_6	Interrupt Pending of Source
5	$_{ m ro}$	0x0	P_5	Interrupt Pending of Source
4	$_{ m ro}$	0x0	P_4	Interrupt Pending of Source
3	$_{ m ro}$	0x0	P_3	Interrupt Pending of Source
2	$_{ m ro}$	0x0	P_2	Interrupt Pending of Source
1	$_{ m ro}$	0x0	P_1	Interrupt Pending of Source
0	ro	0x0	P_0	Interrupt Pending of Source

IE0

Interrupt Enable for Target 0 - Offset: ${\tt 0x2000}$ - Reset default: ${\tt 0x0}$ - Reset

 ${\operatorname{mask}}{:}$ Oxfffffff

Fields

{"reg": [{"name": "E_0", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "E_1", "bits":

Bits	Type	Reset	Name	Description
31	rw	0x0	E_31	Interrupt Enable of Source
30	rw	0x0	E_{-30}	Interrupt Enable of Source
29	rw	0x0	E_{29}	Interrupt Enable of Source
28	rw	0x0	E_28	Interrupt Enable of Source
27	rw	0x0	E_27	Interrupt Enable of Source
26	rw	0x0	E_{26}	Interrupt Enable of Source
25	rw	0x0	E_25	Interrupt Enable of Source
24	rw	0x0	E_{24}	Interrupt Enable of Source
23	rw	0x0	E_23	Interrupt Enable of Source
22	rw	0x0	E_22	Interrupt Enable of Source
21	rw	0x0	E_21	Interrupt Enable of Source
20	rw	0x0	E_{20}	Interrupt Enable of Source
19	rw	0x0	E_19	Interrupt Enable of Source
18	rw	0x0	E_18	Interrupt Enable of Source
17	rw	0x0	E_{-17}	Interrupt Enable of Source
16	rw	0x0	E_{16}	Interrupt Enable of Source
15	rw	0x0	E_{-15}	Interrupt Enable of Source
14	rw	0x0	$E_{-}14$	Interrupt Enable of Source
13	rw	0x0	$E_{\perp}13$	Interrupt Enable of Source

Bits	Type	Reset	Name	Description
12	rw	0x0	E_12	Interrupt Enable of Source
11	rw	0x0	$E_{-}11$	Interrupt Enable of Source
10	rw	0x0	E_10	Interrupt Enable of Source
9	rw	0x0	E_9	Interrupt Enable of Source
8	rw	0x0	E_8	Interrupt Enable of Source
7	rw	0x0	E_7	Interrupt Enable of Source
6	rw	0x0	E_6	Interrupt Enable of Source
5	rw	0x0	E_5	Interrupt Enable of Source
4	rw	0x0	E_4	Interrupt Enable of Source
3	rw	0x0	E_3	Interrupt Enable of Source
2	rw	0x0	E_2	Interrupt Enable of Source
1	rw	0x0	E_1	Interrupt Enable of Source
0	rw	0x0	E_0	Interrupt Enable of Source

THRESHOLD0

Threshold of priority for Target 0 - Offset: 0x200000 - Reset default: 0x0 - Reset mask: 0x7

Fields

{"reg": [{"name": "THRESHOLDO", "bits": 3, "attr": ["rw"], "rotate": -90}, {"bits": 29}], "o

Bits	Type	Reset	Name	Description
31:3				Reserved
2:0	rw	0x0	THRESHOLD0	

CC0

Claim interrupt by read, complete interrupt by write for Target 0. Value read/written is interrupt ID. Reading a value of 0 means no pending interrupts.

- Offset: 0x200004 - Reset default: 0x0 - Reset mask: 0x1f

Fields

{"reg": [{"name": "CCO", "bits": 5, "attr": ["rw"], "rotate": 0}, {"bits": 27}], "config":

Bits	Type	Reset	Name	Description
31:5				Reserved
4:0	rw	X	CC0	

MSIP0

msip for Hart 0. Write 1 to here asserts software interrupt for Hart msip_o[0], write 0 to clear. - Offset: 0x4000000 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "MSIPO", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "config

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	MSIP0	Software Interrupt Pending register

$ALERT_TEST$

Alert Test Register. - Offset: 0x4004000 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "fatal_fault", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}],

Bits	Type	Reset	Name	Description
31:1	wo	X	fatal_fault	Reserved 'Write 1 to trigger one alert event of this kind.'

$safety_island$

registers.md

Summary

Name	Offset	Length	Description
safety_soc_ctrl.bootaddr	0x0	4	Core Boot Address
$safety_soc_ctrl.fetchen$	0x4	4	Core Fetch Enable
$safety_soc_ctrl.corestatus$	0x8	4	Core Return Status
			(return value, EOC)
$safety_soc_ctrl.bootmode$	0xc	4	Core Boot Mode

bootaddr

Core Boot Address - Offset: 0x0 - Reset default: 0x1a000000 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "bootaddr", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x1a000000	bootaddr	Boot Address

fetchen

Core Fetch Enable - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "fetchen", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "cons

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	fetchen	Fetch Enable

corestatus

Core Return Status (return value, EOC) - Offset: 0x8 - Reset default: 0x0 -

Reset mask: Oxfffffff

{"reg": [{"name": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lane": "core_status", "bits": "core_sta

Bits	Type	Reset	Name	Description
31:0	rw	0x0	core_stati	us Core Return Status (EOC(bit[31]) and status(bit[30:0]))

bootmode

Core Boot Mode - Offset: 0xc - Reset default: 0x0 - Reset mask: 0x3

${\bf Fields}$

{"reg": [{"name": "bootmode", "bits": 2, "attr": ["rw"], "rotate": -90}, {"bits": 30}], "con

Bits	Type	Reset	Name	Description
31:2				Reserved
1:0	rw	0x0	bootmode	Boot Mode

$serial_link$

${\bf registers.md}$

Summary

Name	Offset	Lengt	hDescription
serial_link.CTRL	0x0	4	Global clock, isolation and reset control configuration
serial_link.ISOLATED	0x4	4	Isolation status of AXI ports
serial_link.TX_PHY_CLK_DIV_0	0x8	4	Holds clock divider factor for
			forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_1	0xc	4	Holds clock divider factor for
			forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_2	0x10	4	Holds clock divider factor for
			forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_3	0x14	4	Holds clock divider factor for
			forwarded clock of the TX Phys

Name	Offset L	engt	hDescription
serial_link.TX_PHY_CLK_DIV_4	0x18	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_5	0x1c	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_6	0x20	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_7	0x24	4	Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_8	0x28	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_9	0x2c	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_10	0x30	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_11	0x34	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_12	0x38	4	forwarded clock of the TX Phys Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_13	0x3c	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_14	0x40	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_15	0x44	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_16	0x48	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_17	0x4c	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_18	0x50	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_19	0x54	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_20	0x58	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_21	0x5c	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_22	0x60	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_23	0x64	4	Holds clock divider factor for forwarded clock of the TX Phys
$\rm serial_link.TX_PHY_CLK_DIV_24$	0x68	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_25	0x6c	4	Holds clock divider factor for forwarded clock of the TX Phys

Name	Offset	Lengt	hDescription
serial_link.TX_PHY_CLK_DIV_26	0x70	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_27	0x74	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_28	0x78	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_29	0x7c	4	Holds clock divider factor for forwarded clock of the TX Phys
serial_link.TX_PHY_CLK_DIV_30	0x80	4	Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_31	0x84	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_32	0x88	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_33	0x8c	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_34	0x90	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_35	0x94	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_36	0x98	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_DIV_37	0x9c	4	forwarded clock of the TX Phys Holds clock divider factor for
serial_link.TX_PHY_CLK_START_0	00xa0	4	forwarded clock of the TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_1	10xa4	4	of rising edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_2	20xa8	4	of rising edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_3	30xac	4	of rising edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_4	10xb0	4	of rising edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_5	50xb4	4	of rising edge in TX Phys Controls duty cycle and phase
serial link.TX_PHY_CLK_START_6		4	of rising edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_7		4	of rising edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_8		4	of rising edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_START_S		4	of rising edge in TX Phys Controls duty cycle and phase
John James In Control of the Control	ZONOT	1	of rising edge in TX Phys

Name Offset	Lengt	hDescription
serial_link.TX_PHY_CLK_START_10xc8	4	Controls duty cycle and phase
		of rising edge in TX Phys
${\rm serial_link.TX_PHY_CLK_START_10} x cc$	4	Controls duty cycle and phase
		of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_12xd0	4	Controls duty cycle and phase
		of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_130xd4	4	Controls duty cycle and phase
. 1 1. 1 mx bith of h dmabm 40 10	4	of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_1\Phixd8	4	Controls duty cycle and phase of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_1 5 xdc	4	Controls duty cycle and phase
Serial_IIIIK.IX_FIII_CLK_SIAKI_IOAGC	4	of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_1 6 xe0	4	Controls duty cycle and phase
	•	of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_170xe4	4	Controls duty cycle and phase
		of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_18xe8	4	Controls duty cycle and phase
		of rising edge in TX Phys
${\rm serial_link.TX_PHY_CLK_START_19\!)xec}$	4	Controls duty cycle and phase
		of rising edge in TX Phys
$serial_link.TX_PHY_CLK_START_20\!\!Oxf0$	4	Controls duty cycle and phase
. 1 1: 1 === === == == == = = = = = = = =		of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_210xf4	4	Controls duty cycle and phase
conial link TV DIV CLV CTART Offers	4	of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_210xf8	4	Controls duty cycle and phase of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_28xfc	4	Controls duty cycle and phase
Scriat_mik.rx_rm_obn_braktr_2@xic	-	of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_2\psi x100	4	Controls duty cycle and phase
		of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_25x104	4	Controls duty cycle and phase
		of rising edge in TX Phys
$serial_link.\texttt{TX_PHY_CLK_START_2} \textbf{6} x 108$	4	Controls duty cycle and phase
		of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_270x10c	4	Controls duty cycle and phase
		of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_28x110	4	Controls duty cycle and phase
conial link TV DIV CLV CTART Of 114	4	of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_29x114	4	Controls duty cycle and phase of rising edge in TX Phys
serial link.TX_PHY_CLK_START_30x118	4	Controls duty cycle and phase
JOHN THE CONTRACT TO STREET CONTROL	4	of rising edge in TX Phys
serial_link.TX_PHY_CLK_START_30x11c	4	Controls duty cycle and phase
		of rising edge in TX Phys
		0 0

serial_link.TX_PHY_CLK_START_39x120 serial_link.TX_PHY_CLK_START_39x124 serial_link.TX_PHY_CLK_START_39x128 serial_link.TX_PHY_CLK_START_39x128 serial_link.TX_PHY_CLK_START_39x128 serial_link.TX_PHY_CLK_START_39x120 serial_link.TX_PHY_CLK_START_39x120 serial_link.TX_PHY_CLK_START_39x120 serial_link.TX_PHY_CLK_START_39x120 serial_link.TX_PHY_CLK_START_39x130 serial_link.TX_PHY_CLK_START_39x130 serial_link.TX_PHY_CLK_END_0 0x138 serial_link.TX_PHY_CLK_END_1 0x130 serial_link.TX_PHY_CLK_END_1 0x130 serial_link.TX_PHY_CLK_END_2 0x140 serial_link.TX_PHY_CLK_END_3 0x144 serial_link.TX_PHY_CLK_END_4 0x148 serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_6 0x150 serial_link.TX_PHY_CLK_END_8 0x158 serial_link.TX_PHY_CLK_END_9 0x15c serial_link.TX_PHY_CLK_END_10 0x160 serial_link.TX_PHY_CLK_END_11 0x164 serial_link.TX_PHY_CLK_END_12 0x168 serial_link.TX_PHY_CLK_END_11 0x164 serial_link.TX_PHY_CLK_END_12 0x168 serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_14 0x170 serial_link.TX_PHY_CLK_END_15 0x16c serial_link.TX_PHY_CLK_END_15 0x174 serial	Name	Offset	Lengt	hDescription
serial_link.TX_PHY_CLK_START_38x124 serial_link.TX_PHY_CLK_START_38x122 serial_link.TX_PHY_CLK_START_38x12c serial_link.TX_PHY_CLK_START_38x12c serial_link.TX_PHY_CLK_START_38x12c serial_link.TX_PHY_CLK_START_38x12c serial_link.TX_PHY_CLK_START_38x13d serial_link.TX_PHY_CLK_START_38x13d serial_link.TX_PHY_CLK_START_38x13d serial_link.TX_PHY_CLK_END_0 0x138 serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_2 0x14d serial_link.TX_PHY_CLK_END_3 0x14d serial_link.TX_PHY_CLK_END_3 0x14d serial_link.TX_PHY_CLK_END_4 0x148 serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_6 0x15d serial_link.TX_PHY_CLK_END_7 0x15d serial_link.TX_PHY_CLK_END_8 0x15e serial_link.TX_PHY_CLK_END_9 0x15c serial_link.TX_PHY_CLK_END_10 0x16d serial_link.TX_PHY_CLK_END_11 0x16d serial_link.TX_PHY_CLK_END_12 0x16e serial_link.TX_PHY_CLK_END_11 0x16d serial_link.TX_PHY_CLK_END_12 0x16e serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_14 0x17d serial_link.TX_PHY_CLK_END_15 0x16e serial_link.TX_PHY_CLK_END_11 0x16d serial_link.TX_PHY_CLK_END_11 0x16d serial_link.TX_PHY_CLK_END_12 0x16e serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_14 0x17d serial_link.TX_PHY_CLK_END_15 0x17d serial_	serial_link.TX_PHY_CLK_START_3	32 x120	4	
serial_link.TX_PHY_CLK_START_3\(\pi\x128\) 4 Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_START_3\(\pi\x128\) 4 Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_START_3\(\pi\x130\) 4 Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_0 0x138 4 Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Contr				ů ů
serial_link.TX_PHY_CLK_START_3\(\pi\)x12c serial_link.TX_PHY_CLK_START_3\(\pi\)x12c serial_link.TX_PHY_CLK_START_3\(\pi\)x13c serial_link.TX_PHY_CLK_START_3\(\pi\)x13d serial_link.TX_PHY_CLK_START_3\(\pi\)x13d serial_link.TX_PHY_CLK_START_3\(\pi\)x13d serial_link.TX_PHY_CLK_END_0 0x138 serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_2 0x14d serial_link.TX_PHY_CLK_END_3 0x14d serial_link.TX_PHY_CLK_END_3 0x14d serial_link.TX_PHY_CLK_END_4 0x14s serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_6 0x15d serial_link.TX_PHY_CLK_END_7 0x15d controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x15d serial_link.TX_PHY_CLK_END_7 0x15d controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x15s serial_link.TX_PHY_CLK_END_9 0x15c serial_link.TX_PHY_CLK_END_10 0x16d controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x16d controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x16d controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x16d controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x16s controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x16s controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x17d controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c controls duty cycle and phase of falling edge in TX Phys controls duty cycle and phase of falling edge in TX Phys controls duty cycle and phase of falling edge in TX Phys controls duty cycle and phase of falling edge in TX Phys controls duty cycle and phase of falling edge in TX Phys controls duty cycle and phase of falling edge	serial_link.TX_PHY_CLK_START_3	3 3 x124	4	0 0 1
serial_link.TX_PHY_CLK_START_39x12c serial_link.TX_PHY_CLK_START_39x13c serial_link.TX_PHY_CLK_START_39x13d serial_link.TX_PHY_CLK_START_37x13d serial_link.TX_PHY_CLK_END_0 0x13s serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_2 0x14d serial_link.TX_PHY_CLK_END_3 0x14d serial_link.TX_PHY_CLK_END_3 0x14d serial_link.TX_PHY_CLK_END_4 0x14s serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_6 0x15d serial_link.TX_PHY_CLK_END_7 0x15d serial_link.TX_PHY_CLK_END_8 0x15s serial_link.TX_PHY_CLK_END_8 0x15s serial_link.TX_PHY_CLK_END_9 0x15c serial_link.TX_PHY_CLK_END_10 0x16d serial_link.TX_PHY_CLK_END_11 0x16d serial_link.TX_PHY_CLK_END_12 0x16s serial_link.TX_PHY_CLK_END_12 0x16s serial_link.TX_PHY_CLK_END_12 0x16s serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_14 0x17d serial_link.TX_PHY_CLK_END_15 0x17d serial_link.TX_PHY_CLK_END_15 0x16c serial_link.TX_PHY_CLK_END_15 0x16c serial_link.TX_PHY_CLK_END_15 0x16c serial_link.TX_PHY_CLK_END_15 0x17d serial_link.TX_PHY_CLK_END_15 0x16c serial_link.TX_PHY_CLK_END_15 0x17d serial_l				
serial_link.TX_PHY_CLK_START_3\(\) 2\(\) Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_1 \(\) 0x13c \(\) Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_1 \(\) 0x13c \(\) Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_1 \(\) 0x13c \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 \(\) 0x14d \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 \(\) 0x14d \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 \(\) 0x14d \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 \(\) 0x14c \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 \(\) 0x15d \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 \(\) 0x15d \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 \(\) 0x15c \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 \(\) 0x16d \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 \(\) 0x16d \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 \(\) 0x168 \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 \(\) 0x16c \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 \(\) 0x176 \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 \(\) 0x16c \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 \(\) 0x170 \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 \(\) 0x174 \(\) Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 \(\) 0x174 \(\) Controls duty cycle a	serial_link.TX_PHY_CLK_START_3	34 x128	4	
serial_link.TX_PHY_CLK_START_30x130 4 Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_0 0x138 4 Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				
serial_link.TX_PHY_CLK_START_30x130 serial_link.TX_PHY_CLK_END_0 0x138 serial_link.TX_PHY_CLK_END_0 0x138 serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_2 0x140 serial_link.TX_PHY_CLK_END_3 0x144 serial_link.TX_PHY_CLK_END_3 0x144 serial_link.TX_PHY_CLK_END_4 0x148 serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_5 0x14c serial_link.TX_PHY_CLK_END_6 0x150 serial_link.TX_PHY_CLK_END_7 0x154 serial_link.TX_PHY_CLK_END_7 0x154 serial_link.TX_PHY_CLK_END_9 0x15c serial_link.TX_PHY_CLK_END_9 0x15c serial_link.TX_PHY_CLK_END_10 0x160 serial_link.TX_PHY_CLK_END_11 0x164 serial_link.TX_PHY_CLK_END_12 0x168 serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_14 0x170 serial_link.TX_PHY_CLK_END_15 0x16c serial_link.TX_PHY_CLK_END_15 0x16c serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_13 0x16c serial_link.TX_PHY_CLK_END_15 0x174 serial_li	serial_link.TX_PHY_CLK_START_3	35 x12c	4	
serial_link.TX_PHY_CLK_END_0 0x138 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				
serial_link.TX_PHY_CLK_END_0 0x138 4 Controls duty cycle and phase of rising edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_START_3	6 x130	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				of rising edge in TX Phys
serial_link.TX_PHY_CLK_END_1 0x13c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_START_3	370x134	4	Controls duty cycle and phase
of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1 0x13c serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				of rising edge in TX Phys
serial_link.TX_PHY_CLK_END_1 0x13c of falling edge in TX Phys serial_link.TX_PHY_CLK_END_2 0x14d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x15d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x15d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x15d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x16d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x16d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x16d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x16d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x16d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x16d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x17d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x17d 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_1d 0x17d 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_END_0	0x138	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_2 0x140 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_END_1	0x13c	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				
serial_link.TX_PHY_CLK_END_3 0x144 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_END_2	0x140	4	Controls duty cycle and phase
of falling edge in TX Phys serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_4 0x148 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_END_3	0x144	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_5 0x14c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_END_4	0x148	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys				of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_6 0x150 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase of falling edge in TX Phys	serial_link.TX_PHY_CLK_END_5	0x14c	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_7 0x154 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_6	0x150	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				
serial_link.TX_PHY_CLK_END_8 0x158 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_7	0x154	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				
serial_link.TX_PHY_CLK_END_9 0x15c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_8	0x158	4	Controls duty cycle and phase
of falling edge in TX Phys serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_10 0x160 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_9	0x15c	4	
serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				
serial_link.TX_PHY_CLK_END_11 0x164 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_10	0x160	4	
of falling edge in TX Phys serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				
serial_link.TX_PHY_CLK_END_12 0x168 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_11	0x164	4	
serial_link.TX_PHY_CLK_END_13 0x16c of falling edge in TX Phys serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				
serial_link.TX_PHY_CLK_END_13 0x16c 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_12	0x168	4	
of falling edge in TX Phys serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				e e
serial_link.TX_PHY_CLK_END_14 0x170 4 Controls duty cycle and phase of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_13	0x16c	4	
of falling edge in TX Phys serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase				~ ~
serial_link.TX_PHY_CLK_END_15 0x174 4 Controls duty cycle and phase	serial_link.TX_PHY_CLK_END_14	0x170	4	· · · · -
	serial_link.TX_PHY_CLK_END_15	0x174	4	
of falling edge in TX Phys				of falling edge in TX Phys

Name	Offset	Lengt	hDescription
serial_link.TX_PHY_CLK_END_16	0x178	4	Controls duty cycle and phase of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_17	0x17c	4	Controls duty cycle and phase of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_18	0x180	4	Controls duty cycle and phase of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_19	0x184	4	Controls duty cycle and phase of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_20	0x188	4	Controls duty cycle and phase of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_21	0x18c	4	Controls duty cycle and phase of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_22	0x190	4	Controls duty cycle and phase of falling edge in TX Phys
serial_link.TX_PHY_CLK_END_23	0x194	4	Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_24	0x198	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_25	0x19c	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_26	0x1a0	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_27	0x1a4	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_28	0x1a8	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_29	0x1ac	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_30	0x1b0	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_31	0x1b4	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_32	0x1b8	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_33	0x1bc	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_34	0x1c0	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_35	0x1c4	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_36	0x1c8	4	of falling edge in TX Phys Controls duty cycle and phase
serial_link.TX_PHY_CLK_END_37	0x1cc	4	of falling edge in TX Phys Controls duty cycle and phase
			of falling edge in TX Phys

Name Off	set Lengt	hDescription
serial_link.RAW_MODE_EN 0x2	ld0 4	Enables Raw mode
serial_link.RAW_MODE_IN_CH_SEL 0x	ld4 4	Receive channel select in RAW mode
serial_link.RAW_MODE_IN_DATA_VANKI	17 <u>0</u> 180 4	Mask for valid data in RX FIFOs during RAW mode.
serial_link.RAW_MODE_IN_DATA_VANKI	id c1 4	Mask for valid data in RX FIFOs during RAW mode.
serial_link.RAW_MODE_IN_DATA 0x1	le0 4	Data received by the selected channel in RAW mode
serial_link.RAW_MODE_OUT_CH_MA S K_	10 4 4	Selects channels to send out data in RAW mode, '1
serial_link.RAW_MODE_OUT_CH_MA S K	<u>1</u> 2 8 4	corresponds to broadcasting Selects channels to send out data in RAW mode, '1 corresponds to broadcasting
serial_link.RAW_MODE_OUT_DATA_FX	l0 c 4	Data that will be pushed to the RAW mode output FIFO
serial_link.RAW_MODE_OUT_DATA_DXE	160 <u>CTR14</u>	Status and control register for the RAW mode data out FIFO
serial_link.RAW_MODE_OUT_EN 0x	lf4 4	Enable transmission of data currently hold in the output FIFO
serial_link.FLOW_CONTROL_FIFO_OME	LAR 4	Clears the flow control Fifo
serial_link.CHANNEL_ALLOC_TX_CDG		Configuration settings for the TX side in the channel allocator
${\rm serial_link.CHANNEL_ALLOC_TX_CH\underline{Dx}E}$	20 00 4	Channel enable mask for the TX side.
${\tt serial_link.CHANNEL_ALLOC_TX_CHD\underline{x}E}$	20 41 4	Channel enable mask for the TX side.
$serial_link. {\tt CHANNEL_ALLOC_TX_CTORT}$	208 4	Soft clear or force flush the TX side of the channel allocator
serial_link.CHANNEL_ALLOC_RX_CPO	20c 4	Configuration settings for the RX side in the channel allocator
serial_link.CHANNEL_ALLOC_RX_CTORE	210 4	Soft clear the RX side of the channel allocator
${\rm serial_link.CHANNEL_ALLOC_RX_CD\underline{x}E}$	2n 40 4	Channel enable mask for the RX side.
${\tt serial_link.CHANNEL_ALLOC_RX_CD\underline{x}E}$	2 N <u>8</u> 1 4	Channel enable mask for the RX side.

CTRL

Global clock, isolation and reset control configuration - Offset: 0x0 - Reset default: 0x302 - Reset mask: 0x303

Fields

{"reg": [{"name": "clk_ena", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "reset_n",

Bits	Type	Reset	Name	Description
31:10				Reserved
9	rw	0x1	axi_out_is	sol āse late AXI master out port.
				(active-high)
8	rw	0x1	axi_in_iso	latksolate AXI slave in port. (active-high)
7:2				Reserved
1	rw	0x1	$reset_n$	SW controlled synchronous reset.
				(active-low)
0	rw	0x0	${\it clk}$ ena	Clock gate enable for network, link,
				physical layer. (active-high)

ISOLATED

Isolation status of AXI ports - Offset: 0x4 - Reset default: 0x3 - Reset mask: 0x3

Fields

{"reg": [{"name": "axi_in", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "axi_out", "

Bits	Type	Reset	Name	Description
31:2				Reserved
1	$_{ m ro}$	0x1	axi_out	master out isolation status
0	ro	0x1	axi_in	slave in isolation status

TX_PHY_CLK_DIV

Holds clock divider factor for forwarded clock of the TX Phys - Reset default: 0x8 - Reset mask: 0x7ff

Instances

Nan	ne			Offset
$\overline{\mathrm{TX}}_{\underline{\ }}$	PHY	_CLK_	_DIV_0	0x8
TX_{-}	PHY_	_CLK_	_DIV1	0xc
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	$_{ m DIV}_{ m 2}$	0x10
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV_3	0x14
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	$_{ m DIV}_{ m 4}$	0x18
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	$_{ m DIV}_{ m 5}$	0x1c
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV6	0x20
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	$_{ m DIV}_{ m 7}$	0x24
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV8	0x28
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV9	0x2c
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV10	0x30
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV11	0x34
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV12	0x38
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV13	0x3c
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV14	0x40
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV15	0x44
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV16	0x48
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV17	0x4c
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV18	0x50
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV19	0x54
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV20	0x58
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV21	0x5c
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV22	0x60
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV23	0x64
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV24	0x68
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV25	0x6c
TX_{-}	_PHY_	$_{ m CLK}_{ m }$	_DIV26	0x70
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV27	0x74
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV28	0x78
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV29	0x7c
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV_30	0x80
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV31	0x84
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV32	0x88
TX_{-}	$_{ m PHY}_{ m }$	$_{ m CLK}_{ m }$	_DIV33	0x8c
TX_{-}	_PHY_	_CLK_	_DIV_34	0x90
TX_{-}	_PHY_	_CLK_	_DIV_35	0x94
TX_{-}	_PHY_	_CLK_	_DIV_36	0x98
TX_{-}	_PHY_	_CLK_	_DIV_37	0x9c

${\bf Fields}$

{"reg": [{"name": "clk_divs", "bits": 11, "attr": ["rw"], "rotate": 0}, {"bits": 21}], "con:

Bits	Type	Reset	Name	Description
31:11 10:0	rw	0x8	clk_divs	Reserved Clock division factor of TX clock

$TX_PHY_CLK_START$

Controls duty cycle and phase of rising edge in TX Phys - Reset default: $\tt 0x2$ - Reset mask: $\tt 0x7ff$

Instances

Name	Offset
TX_PHY_CLK_START_0	0xa0
TX_PHY_CLK_START_1	0xa4
TX_PHY_CLK_START_2	0xa8
TX_PHY_CLK_START_3	0xac
TX_PHY_CLK_START_4	0xb0
TX_PHY_CLK_START_5	0xb4
TX_PHY_CLK_START_6	0xb8
TX_PHY_CLK_START_7	0xbc
TX_PHY_CLK_START_8	0xc0
TX_PHY_CLK_START_9	0xc4
TX_PHY_CLK_START_10	0xc8
TX_PHY_CLK_START_11	0xcc
TX_PHY_CLK_START_12	0xd0
TX_PHY_CLK_START_13	0xd4
TX_PHY_CLK_START_14	0xd8
TX_PHY_CLK_START_15	0xdc
TX_PHY_CLK_START_16	0xe0
TX_PHY_CLK_START_17	0xe4
TX_PHY_CLK_START_18	0xe8
TX_PHY_CLK_START_19	0 xec
TX_PHY_CLK_START_20	0xf0
TX_PHY_CLK_START_21	0xf4
TX_PHY_CLK_START_22	0xf8
TX_PHY_CLK_START_23	0xfc
TX_PHY_CLK_START_24	0x100

Name	Offset
TX_PHY_CLK_START_25	0x104
TX_PHY_CLK_START_26	0x108
TX_PHY_CLK_START_27	0x10c
TX_PHY_CLK_START_28	0x110
TX_PHY_CLK_START_29	0x114
TX_PHY_CLK_START_30	0x118
TX_PHY_CLK_START_31	0x11c
TX_PHY_CLK_START_32	0x120
TX_PHY_CLK_START_33	0x124
TX_PHY_CLK_START_34	0x128
TX_PHY_CLK_START_35	0x12c
TX_PHY_CLK_START_36	0x130
TX_PHY_CLK_START_37	0x134

{"reg": [{"name": "clk_shift_start", "bits": 11, "attr": ["rw"], "rotate": 0}, {"bits": 21}]

Bits	Type	Reset	Name	Description
31:11 10:0	rw	0x2	clk_shift_start	Reserved Positive Edge of divided, shifted clock

$TX_PHY_CLK_END$

Controls duty cycle and phase of falling edge in TX Phys - Reset default: ${\tt 0x6}$ - Reset mask: ${\tt 0x7ff}$

Instances

Name	Offset
TX_PHY_CLK_END_0	0x138
TX_PHY_CLK_END_1	0x13c
TX_PHY_CLK_END_2	0x140
TX_PHY_CLK_END_3	0x144
TX_PHY_CLK_END_4	0x148
TX_PHY_CLK_END_5	0x14c
TX_PHY_CLK_END_6	0x150

Name	Offset
	— Onset
TX_PHY_CLK_END_7	0x154
TX_PHY_CLK_END_8	0x158
TX_PHY_CLK_END_9	0x15c
TX_PHY_CLK_END_10	0x160
TX_PHY_CLK_END_11	0x164
TX_PHY_CLK_END_12	0x168
TX_PHY_CLK_END_13	0x16c
TX_PHY_CLK_END_14	0x170
TX_PHY_CLK_END_15	0x174
TX_PHY_CLK_END_16	0x178
TX_PHY_CLK_END_17	0x17c
TX_PHY_CLK_END_18	0x180
TX_PHY_CLK_END_19	0x184
TX_PHY_CLK_END_20	0x188
TX_PHY_CLK_END_21	0x18c
TX_PHY_CLK_END_22	0x190
TX_PHY_CLK_END_23	0x194
TX_PHY_CLK_END_24	0x198
TX_PHY_CLK_END_25	0x19c
TX_PHY_CLK_END_26	0x1a0
TX_PHY_CLK_END_27	0x1a4
TX_PHY_CLK_END_28	0x1a8
TX_PHY_CLK_END_29	0x1ac
TX_PHY_CLK_END_30	0x1b0
TX_PHY_CLK_END_31	0x1b4
TX_PHY_CLK_END_32	0x1b8
TX_PHY_CLK_END_33	0x1bc
TX_PHY_CLK_END_34	0x1c0
TX_PHY_CLK_END_35	0x1c4
TX_PHY_CLK_END_36	0x1c8
TX_PHY_CLK_END_37	0x1cc

{"reg": [{"name": "clk_shift_end", "bits": 11, "attr": ["rw"], "rotate": 0}, {"bits": 21}],

Bits	Type	Reset	Name	Description
31:11 10:0	rw	0x6	clk_shift_end	Reserved l Negative Edge of divided, shifted clock

RAW_MODE_EN

Enables Raw mode - Offset: 0x1d0 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "RAW_MODE_EN", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], "

Bits	Type	Reset	Name	Description
31:1				Reserved
0	wo	0x0	RAW_MODE_EN	

RAW_MODE_IN_CH_SEL

Receive channel select in RAW mode - Offset: 0x1d4 - Reset default: 0x0 - Reset mask: 0x3f

Fields

{"reg": [{"name": "RAW_MODE_IN_CH_SEL", "bits": 6, "attr": ["wo"], "rotate": -90}, {"bits":

Bits	Type	Reset	Name	Description
31:6				Reserved
5:0	wo	0x0	RAW_MODE_IN_CH_SEL	

RAW_MODE_IN_DATA_VALID_0

Mask for valid data in RX FIFOs during RAW mode. - Offset: 0x1d8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "RAW_MODE_IN_DATA_VALID_0", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": -90}, {"name": "rotate": -90}, {"name": -90}, {"

Bits	Type	Reset	Name	Description
31	ro	X	RAW MODE IN DATA	VALID 31

Bits	Type	Reset	Name Description
30	ro	X	RAW_MODE_IN_DATA_VALID_30
29	ro	X	RAW_MODE_IN_DATA_VALID_29
28	ro	X	RAW_MODE_IN_DATA_VALID_28
27	ro	X	RAW_MODE_IN_DATA_VALID_27
26	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_26
25	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_25
24	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_24
23	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_23
22	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_22
21	ro	X	RAW_MODE_IN_DATA_VALID_21
20	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_20
19	ro	X	RAW_MODE_IN_DATA_VALID_19
18	ro	X	RAW_MODE_IN_DATA_VALID_18
17	ro	X	RAW_MODE_IN_DATA_VALID_17
16	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_16
15	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_15
14	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_14
13	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_13
12	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_12
11	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_11
10	$_{ m ro}$	X	RAW_MODE_IN_DATA_VALID_10
9	ro	X	RAW_MODE_IN_DATA_VALID_9
8	ro	X	RAW_MODE_IN_DATA_VALID_8
7	ro	X	RAW_MODE_IN_DATA_VALID_7
6	ro	X	RAW_MODE_IN_DATA_VALID_6
5	ro	X	RAW_MODE_IN_DATA_VALID_5
4	ro	X	RAW_MODE_IN_DATA_VALID_4
3	ro	X	RAW_MODE_IN_DATA_VALID_3
2	ro	X	RAW_MODE_IN_DATA_VALID_2
1	ro	X	RAW_MODE_IN_DATA_VALID_1
0	ro	X	RAW_MODE_IN_DATA_VALID_0

$RAW_MODE_IN_DATA_VALID_1$

Mask for valid data in RX FIFOs during RAW mode. - Offset: 0x1dc - Reset default: 0x0 - Reset mask: 0x3f

Fields

```
{"reg": [{"name": "RAW_MODE_IN_DATA_VALID_32", "bits": 1, "attr": ["ro"], "rotate": -90}, {
```

Bits	Type	Reset	Name	Description
31:6				Reserved
5	ro	X	$RAW_{_}$	MODE_IN_DATA <u>or</u> VALID_37
				RAW_MODE_IN_DATA_VALID1
4	ro	X	RAW_{-}	MODE_IN_DATAforVALID_36
				RAW_MODE_IN_DATA_VALID1
3	ro	X	RAW_{-}	MODE_IN_DATAorVALID_35
				RAW_MODE_IN_DATA_VALID1
2	ro	X	RAW_{-}	MODE_IN_DAT R orVALID_34
				RAW_MODE_IN_DATA_VALID1
1	ro	X	RAW_{-}	MODE_IN_DAT R orVALID_33
				RAW_MODE_IN_DATA_VALID1
0	ro	X	RAW_{-}	MODE_IN_DAT R orVALID_32
				RAW_MODE_IN_DATA_VALID1

RAW_MODE_IN_DATA

Data received by the selected channel in RAW mode - Offset: 0x1e0 - Reset default: 0x0 - Reset mask: 0xffff

Fields

{"reg": [{"name": "RAW_MODE_IN_DATA", "bits": 16, "attr": ["ro"], "rotate": 0}, {"bits": 16]

Bits	Type	Reset	Name	Description
31:16				Reserved
15:0	$_{ m ro}$	X	RAW_MODE_IN_DATA	

RAW_MODE_OUT_CH_MASK_0

Selects channels to send out data in RAW mode, '1 corresponds to broadcasting - Offset: 0x1e4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "RAW_MODE_OUT_CH_MASK_O", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reg": ["wo"], "rotate": -90}, {"name": ["wo"], "rotate": ["wo"], "wo"], "rotate": ["wo"], "wo"], "wo

Bits	Type	Reset	Name	Description
31	wo	0x0	RAW_MODE_OUT_CH_MASK_31	
30	wo	0x0	RAW_MODE_OUT_CH_MASK_30	
29	wo	0x0	RAW_MODE_OUT_CH_MASK_29	
28	wo	0x0	RAW_MODE_OUT_CH_MASK_28	
27	wo	0x0	RAW_MODE_OUT_CH_MASK_27	
26	wo	0x0	RAW_MODE_OUT_CH_MASK_26	
25	wo	0x0	RAW_MODE_OUT_CH_MASK_25	
24	wo	0x0	RAW_MODE_OUT_CH_MASK_24	
23	wo	0x0	RAW_MODE_OUT_CH_MASK_23	
22	wo	0x0	RAW_MODE_OUT_CH_MASK_22	
21	wo	0x0	RAW_MODE_OUT_CH_MASK_21	
20	wo	0x0	RAW_MODE_OUT_CH_MASK_20	
19	wo	0x0	RAW_MODE_OUT_CH_MASK_19	
18	wo	0x0	RAW_MODE_OUT_CH_MASK_18	
17	wo	0x0	RAW_MODE_OUT_CH_MASK_17	
16	wo	0x0	RAW_MODE_OUT_CH_MASK_16	
15	wo	0x0	RAW_MODE_OUT_CH_MASK_15	
14	wo	0x0	RAW_MODE_OUT_CH_MASK_14	
13	wo	0x0	RAW_MODE_OUT_CH_MASK_13	
12	wo	0x0	RAW_MODE_OUT_CH_MASK_12	
11	wo	0x0	RAW_MODE_OUT_CH_MASK_11	
10	wo	0x0	RAW_MODE_OUT_CH_MASK_10	
9	wo	0x0	RAW_MODE_OUT_CH_MASK_9	
8	wo	0x0	RAW_MODE_OUT_CH_MASK_8	
7	wo	0x0	RAW_MODE_OUT_CH_MASK_7	
6	wo	0x0	RAW_MODE_OUT_CH_MASK_6	
5	wo	0x0	RAW_MODE_OUT_CH_MASK_5	
4	wo	0x0	RAW_MODE_OUT_CH_MASK_4	
3	wo	0x0	RAW_MODE_OUT_CH_MASK_3	
2	wo	0x0	RAW_MODE_OUT_CH_MASK_2	
1	wo	0x0	RAW_MODE_OUT_CH_MASK_1	
0	wo	0x0	RAW_MODE_OUT_CH_MASK_0	

RAW_MODE_OUT_CH_MASK_1

Selects channels to send out data in RAW mode, '1 corresponds to broadcasting - Offset: 0x1e8 - Reset default: 0x0 - Reset mask: 0x3f

Fields

```
{"reg": [{"name": "RAW_MODE_OUT_CH_MASK_32", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reg": [{"name": "RAW_MODE_OUT_CH_MASK_32", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "reg": [{"wo"], "rotate": -90}, {"name": "reg": ["wo"], "rotate": -90}, {"name": ["wo"], "rotate": -90}, {"mame": ["wo"], "rotate": ["wo"], "rotate": -90}, {"mame": ["wo"], "rotate": ["wo
```

Bits	Type	Reset	Name Description	
31:6			Reserved	
5	wo	0x0	RAW_MODE_OUT_C H orMASK_37	
			RAW_MODE_OUT_CH_MA	ASK1
4	wo	0x0	RAW_MODE_OUT_C H orMASK_36	
			RAW_MODE_OUT_CH_MA	ASK1
3	wo	0x0	RAW_MODE_OUT_C H orMASK_35	
			RAW_MODE_OUT_CH_MA	ASK1
2	WO	0x0	RAW_MODE_OUT_C H orMASK_34	
			RAW_MODE_OUT_CH_MA	ASK1
1	wo	0x0	RAW_MODE_OUT_C H orMASK_33	
			RAW_MODE_OUT_CH_MA	ASK1
0	wo	0x0	RAW_MODE_OUT_C H orMASK_32	
			RAW_MODE_OUT_CH_MA	ASK1

RAW_MODE_OUT_DATA_FIFO

Data that will be pushed to the RAW mode output FIFO - Offset: 0x1ec - Reset default: 0x0 - Reset mask: 0xffff

Fields

{"reg": [{"name": "RAW_MODE_OUT_DATA_FIFO", "bits": 16, "attr": ["wo"], "rotate": 0}, {"bits": 16, "attr": ["wo"], "rotate": ["wo"], "rotate

Bits	Type	Reset	Name	Description
31:16				Reserved
15:0	wo	0x0	RAW_MODE_OUT_DATA_FIFO	

RAW_MODE_OUT_DATA_FIFO_CTRL

Status and control register for the RAW mode data out FIFO - Offset: 0x1f0 - Reset default: 0x0 - Reset mask: 0x80000701

Fields

{"reg": [{"name": "clear", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 7}, {"name":

Bits	Тур	e Rese	t Name Description
31	ro	0x0	is_full If '1' the FIFO is full and does not accept any more items. Any additional write to the data fill register will be ignored until there is sufficient space again.
30:1	1		Reserved
10:8	ro	0x0	fill_state number of elements currently stored in the RAW mode TX FIFO that are ready to be sent.
7:1			Reserved
0	wo	x	clear Clears the raw mode TX FIFO.

RAW_MODE_OUT_EN

Enable transmission of data currently hold in the output FIFO - Offset: ${\tt Ox1f4}$

- Reset default: 0x0 - Reset mask: 0x1

Fields

Bits	Type	Reset	Name	Description
31:1				Reserved
0	rw	0x0	RAW_MODE_OUT_EN	

FLOW_CONTROL_FIFO_CLEAR

Clears the flow control Fifo - Offset: 0x1f8 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "FLOW_CONTROL_FIFO_CLEAR", "bits": 1, "attr": ["wo"], "rotate": -90}, {"b:

Bits	Type	Reset	Name	Description
31:1				Reserved
0	WO	0x0	FLOW_CONTROL_FIFO_CLEAR	

CHANNEL_ALLOC_TX_CFG

Configuration settings for the TX side in the channel allocator - Offset: 0x1fc - Reset default: 0x203 - Reset mask: 0xff03

Fields

{"reg": [{"name": "bypass_en", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "auto_flu

Bits	Type	Reset	Name	Description
31:16				Reserved
15:8	rw	0x2	auto_flush	_Tabermumber of cycles to wait before auto
				flushing (sending) packets in the channel
				allocator
7:2				Reserved
1	rw	0x1	auto_flush	<u>Fermable</u> the auto-flush feature of the TX side
				in the channel allocator
0	rw	0x1	bypass_en	Enable bypassing the TX channel allocator

CHANNEL_ALLOC_TX_CH_EN_0

Channel enable mask for the TX side. - Offset: 0x200 - Reset default: 0xffffffff - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "CHANNEL_ALLOC_TX_CH_EN_0", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": channel_alloc_tx_ch_en_0", "bits": 1, "attr": ["rw"], "bits": ["

Bits	Type	Reset	Name	Description
31	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_31
30	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_30
29	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_29
28	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_28
27	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_27
26	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_26
25	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_25
24	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_24
23	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_23
22	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_22
21	rw	0x1	CHANNEL_ALLOC_TX	_CH_EN_21

Bits	Type	Reset	Name Description
20	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_20
19	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_19
18	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_18
17	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_17
16	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_16
15	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_15
14	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_14
13	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_13
12	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_12
11	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_11
10	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_10
9	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_9
8	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_8
7	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_7
6	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_6
5	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_5
4	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_4
3	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_3
2	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_2
1	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_1
0	rw	0x1	CHANNEL_ALLOC_TX_CH_EN_0

CHANNEL_ALLOC_TX_CH_EN_1

Channel enable mask for the TX side. - Offset: 0x204 - Reset default: 0x3f - Reset mask: 0x3f

Fields

{"reg": [{"name": "CHANNEL_ALLOC_TX_CH_EN_32", "bits": 1, "attr": ["rw"], "rotate": -90}, {

Bits	Type	Reset	Name	Description
31:6				Reserved
5	rw	0x1	CHANNEL	_ALLOC_TXFotCHHAN37
				NEL_ALLOC_TX_CH_EN1
4	rw	0x1	CHANNEL	_ALLOC_TXFotCHHAN36
				NEL_ALLOC_TX_CH_EN1
3	rw	0x1	CHANNEI	L_ALLOC_TXFotCHH_ACN35
				NEL_ALLOC_TX_CH_EN1

Bits	Type	Reset	Name	Description	
2	rw	0x1	CHANNI	EL_ALLOC_TXFo@HHAEN34	
				$NEL_ALLOC_TX_CH$	$_{ m EN1}$
1	rw	0x1	CHANNI	EL_ALLOC_TXF <u>o</u> CCHHAEN33	
				$NEL_ALLOC_TX_CH$	$_{ m EN1}$
0	rw	0x1	CHANNI	EL_ALLOC_TXFotCHHAEN32	
				$NEL_ALLOC_TX_CH_$	$_{ m EN1}$

$CHANNEL_ALLOC_TX_CTRL$

Soft clear or force flush the TX side of the channel allocator - Offset: 0x208 - Reset default: 0x0 - Reset mask: 0x3

Fields

{"reg": [{"name": "clear", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "flush", "bits": 1, "attr": ["wo"], "bits": ["wo"],

Bits	Type	Reset	Name	Description
31:2				Reserved
1	wo	X	flush	Flush (transmit remaining data) in the TX side of the channel allocator.
0	wo	X	clear	Software clear the TX side of the channel allocator

CHANNEL_ALLOC_RX_CFG

Configuration settings for the RX side in the channel allocator - Offset: 0x20c - Reset default: 0x10203 - Reset mask: 0x1ff03

Fields

{"reg": [{"name": "bypass_en", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "auto_flu

Bits	Type	Reset	Name	Description
31:17 16	rw	0x1	sync_en	Reserved Enable (1) or disable (0) the synchronization barrier between the channels (needs to be disabled in raw mode).

Bits	Type	Reset	Name Description
15:8	rw	0x2	auto_flushTkountmber of cycles to wait before
			synchronizing on partial packets on the RX side
7:2			Reserved
1	rw	0x1	auto_flushEmmable the auto-flush feature of the RX side in
			the channel allocator
0	rw	0x1	bypass_enEnable bypassing the RX channel allocator

$CHANNEL_ALLOC_RX_CTRL$

Soft clear the RX side of the channel allocator - Offset: 0x210 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "clear", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], "configure for the configure for th

Bits	Type	Reset	Name	Description
31:1 0	wo	x	clear	Reserved Software clear the TX side of the channel allocator

$CHANNEL_ALLOC_RX_CH_EN_0$

Channel enable mask for the RX side. - Offset: 0x214 - Reset default: 0xfffffffff - Reset mask: 0xfffffffff

Fields

{"reg": [{"name": "CHANNEL_ALLOC_RX_CH_EN_0", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": name "channel_alloc_rx_ch_en_0", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name "channel_alloc_rx_ch_en_0", "bits": 1, "attr": ["rw"], "rotate": ["rw"], "rotate": ["rw"], "rotate": ["rw"], "rotate": ["rw"], "rotate": ["rw"], "rota

Bits	Type	Reset	Name Description
31	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_31
30	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_30
29	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_29
28	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_28
27	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_27
26	rw	0x1	CHANNEL ALLOC RX CH EN 26

Bits	Type	Reset	Name Description
25	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_25
24	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_24
23	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_23
22	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_22
21	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_21
20	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_20
19	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_19
18	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_18
17	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_17
16	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_16
15	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_15
14	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_14
13	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_13
12	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_12
11	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_11
10	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_10
9	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_9
8	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_8
7	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_7
6	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_6
5	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_5
4	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_4
3	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_3
2	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_2
1	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_1
0	rw	0x1	CHANNEL_ALLOC_RX_CH_EN_0

CHANNEL_ALLOC_RX_CH_EN_1

Channel enable mask for the RX side. - Offset: 0x218 - Reset default: 0x3f - Reset mask: 0x3f

${\bf Fields}$

{"reg": [{"name": "CHANNEL_ALLOC_RX_CH_EN_32", "bits": 1, "attr": ["rw"], "rotate": -90}, {

Bits	Type	Reset	Name	Description
31:6 5	rw	0x1	CHANNEL_ALLO	Reserved C_RXF <u>o</u> CCHHAEN37 NEL ALLOC RX CH EN1

Bits	Type	Reset	Name	Description	
4	rw	0x1	CHANNEL	_ALLOC_RXFoCHHAN36	
				$NEL_ALLOC_RX_CH$	_EN1
3	rw	0x1	$CHANNEL_{_}$	_ALLOCRXForCOHH_ACN35	
				$NEL_ALLOC_RX_CH$	_EN1
2	rw	0x1	$CHANNEL_{_}$	_ALLOC_RXForCHHAN34	
				$NEL_ALLOC_RX_CH$	$_{ m EN1}$
1	rw	0x1	$CHANNEL_{_}$	_ALLOC_RXForCHHARN33	
				$NEL_ALLOC_RX_CH$	$_{ m EN1}$
0	rw	0x1	$\operatorname{CHANNEL}_{-}$	_ALLOC_RXForCCHHAEN32	
				$NEL_ALLOC_RX_CH$	$_{\rm EN1}$

\mathbf{spim}

registers.md

Summary

Name	Offset	Length	Description
spi_host.INTR_STATE	0x0	4	Interrupt State Register
$\mathrm{spi_host.INTR_ENABLE}$	0x4	4	Interrupt Enable Register
spi_host.INTR_TEST	0x8	4	Interrupt Test Register
${ m spi_host.ALERT_TEST}$	0xc	4	Alert Test Register
spi_host.CONTROL	0x10	4	Control register
${ m spi_host.STATUS}$	0x14	4	Status register
spi_host.CONFIGOPTS	0x18	4	Configuration options register.
spi_host.CSID	0x1c	4	Chip-Select ID
${ m spi_host.COMMAND}$	0x20	4	Command Register
${ m spi_host.RXDATA}$	0x24	4	SPI Receive Data.
${ m spi_host.TXDATA}$	0x28	4	SPI Transmit Data.
spi_host.ERROR_ENABLE	0x2c	4	Controls which classes of errors raise an interrupt.
spi_host.ERROR_STATUS	0x30	4	Indicates that any errors that have occurred.
spi_host.EVENT_ENABLE	0x34	4	Controls which classes of SPI events raise an interrupt.

INTR_STATE

Interrupt State Register - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0x3

{"reg": [{"name": "error", "bits": 1, "attr": ["rw1c"], "rotate": -90}, {"name": "spi_event"

Bits	Type	Reset	Name	Description
31:2				Reserved
1	ro	0x0	spi_eve	enEvent-related interrupts, see EVENT_ENABLE
				register for more information.
0	rw1c	0x0	error	Error-related interrupts, see ERROR_ENABLE
				register for more information.

INTR_ENABLE

Interrupt Enable Register - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0x3

Fields

{"reg": [{"name": "error", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "spi_event",

Bits	Type	Reset	Name	Description
31:2				Reserved
1	rw	0x0	spi_ever	ntEnable interrupt when
				INTR_STATE.spi_event is set.
0	rw	0x0	error	Enable interrupt when INTR_STATE.error
				is set.

$INTR_TEST$

Interrupt Test Register - Offset: ${\tt 0x8}$ - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0x3}$

Fields

{"reg": [{"name": "error", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "spi_event",

Bits	Type	Reset	Name	Description
31:2				Reserved

Bits	Type	Reset	Name	Description
1	wo	0x0	spi_event	Write 1 to force INTR_STATE.spi_event
0	wo	0x0	error	to 1. Write 1 to force INTR_STATE.error to 1.

$ALERT_TEST$

Alert Test Register - Offset: 0xc - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "fatal_fault", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], '

Bits	Type	Reset	Name	Description
31:1	wo	0x0	fatal_fault	Reserved Write 1 to trigger one alert event of this kind.

CONTROL

Control register - Offset: 0x10 - Reset default: 0x7f - Reset mask: 0xe000ffff

Fields

{"reg": [{"name": "RX_WATERMARK", "bits": 8, "attr": ["rw"], "rotate": 0}, {"name": "TX_WATERMARK", "bits": 8, "attr": ["rw"], "rotate": ["rw"], "rw"], "r

Bits	Type	Reset	Name
31	rw	0x0	SPIEN
30	rw	0x0	SW_RST
29	rw	0x0	OUTPUT_EN
28:16			Reserved
15:8	rw	0x0	$TX_WATERMARK$
7:0	rw	0x7f	RX_WATERMARK

CONTROL . SPIEN

Enables the SPI host. On reset, this field is 0, meaning that no transactions can proceed.

CONTROL . SW_RST

Clears the internal state (not registers) to the reset state when set to 1, including the FIFOs, the CDC's, the core state machine and the shift register. In the current implementation, the CDC FIFOs are drained not reset. Therefore software must confirm that both FIFO's empty before releasing the IP from reset.

CONTROL . OUTPUT_EN

Enable the SPI host output buffers for the sck, csb, and sd lines. This allows the SPI_HOST IP to connect to the same bus as other SPI controllers without interference.

CONTROL . $TX_WATERMARK$

If EVENT_ENABLE.TXWM is set, the IP will send an interrupt when the depth of the TX FIFO drops below TX_WATERMARK words (32b each).

CONTROL . $RX_WATERMARK$

If EVENT_ENABLE.RXWM is set, the IP will send an interrupt when the depth of the RX FIFO reaches RX_WATERMARK words (32b each).

STATUS

Status register - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0xffdfffff

Fields

{"reg": [{"name": "TXQD", "bits": 8, "attr": ["ro"], "rotate": 0}, {"name": "RXQD", "bits":

$Bits \;\; TypeResetName \; Description$

- 31 ro 0x0 READWhen high, indicates the SPI host is ready to receive commands. Writing to COMMAND when READY is low is an error, and will trigger an interrupt.
- 30 ro 0x0 ACTIWHen high, indicates the SPI host is processing a previously issued command.

Bits	Тур	e Rese	tName Description
29	ro	0x0	TXFUMhen high, indicates that the transmit data fifo is full. Any further writes to TXDATA will create an error
			interrupt.
28	ro	0x0	TXEMNTEN high, indicates that the transmit data fifo is empty.
27	ro	0x0	TXSTATHigh, signifies that an ongoing transaction has stalled due to lack of data in the TX FIFO
26	ro	0x0	TXWNf high, the amount of data in the TX FIFO has fallen below the level of CONTROL.TX_WATERMARK words (32b each).
25	ro	0x0	RXFUWhen high, indicates that the receive fifo is full. Any ongoing transactions will stall until firmware reads some data from RXDATA.
24	ro	0x0	RXEMNTAN high, indicates that the receive fifo is empty. Any reads from RX FIFO will cause an error interrupt.
23	ro	0x0	RXSTMHigh, signifies that an ongoing transaction has stalled due to lack of available space in the RX FIFO
22	ro	0x0	BYTE DEDER e of the ByteOrder parameter, provided so that firmware can confirm proper IP configuration.
21			Reserved
20	ro	0x0	RXWMf high, the number of 32-bits in the RX FIFO now exceeds the CONTROL.RX_WATERMARK entries (32b each).
19:16	3 ro	0x0	CMD@nmand queue depth. Indicates how many unread 32-bit words are currently in the command segment queue.
15:8	ro	0x0	RXQDReceive queue depth. Indicates how many unread 32-bit words are currently in the RX FIFO. When active, this result may an underestimate due to
7:0	ro	0x0	synchronization delays. TXQDIransmit queue depth. Indicates how many unsent 32-bit words are currently in the TX FIFO. When active, this result may be an overestimate due to synchronization delays.

CONFIGOPTS

Configuration options register.

Contains options for controlling the current peripheral. Firmware needs to configure the options before the transfer. - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xefffffff

{"reg": [{"name": "CLKDIV", "bits": 16, "attr": ["rw"], "rotate": 0}, {"name": "CSNIDLE", "l

Bits	Type	Reset	Name
31	rw	0x0	CPOL
30	rw	0x0	CPHA
29	rw	0x0	FULLCYC
28			Reserved
27:24	rw	0x0	CSNLEAD
23:20	rw	0x0	CSNTRAIL
19:16	rw	0x0	CSNIDLE
15:0	rw	0x0	CLKDIV

CONFIGORTS . CPOL

The polarity of the sck clock signal. When CPOL is 0, sck is low when idle, and emits high pulses. When CPOL is 1, sck is high when idle, and emits a series of low pulses.

CONFIGOPTS . CPHA

The phase of the sck clock signal relative to the data. When CPHA = 0, the data changes on the trailing edge of sck and is typically sampled on the leading edge. Conversely if CPHA = 1 high, data lines change on the leading edge of sck and are typically sampled on the trailing edge. CPHA should be chosen to match the phase of the selected device. The sampling behavior is modified by the CONFIGOPTS.FULLCYC bit.

CONFIGORTS . FULLCYC

Full cycle. Modifies the CPHA sampling behaviour to allow for longer device logic setup times. Rather than sampling the SD bus a half cycle after shifting out data, the data is sampled a full cycle after shifting data out. This means that if CPHA = 0, data is shifted out on the trailing edge, and sampled a full cycle later. If CPHA = 1, data is shifted and sampled with the trailing edge, also separated by a full cycle.

CONFIGOPTS . CSNLEAD

CS_N Leading Time. Indicates the number of half sck cycles, CSNLEAD+1, to leave between the falling edge of cs_n and the first edge of sck. Setting this register to zero corresponds to the minimum delay of one-half sck cycle

CONFIGORTS . CSNTRAIL

CS_N Trailing Time. Indicates the number of half sck cycles, CSNTRAIL+1, to leave between last edge of sck and the rising edge of cs_n. Setting this register to zero corresponds to the minimum delay of one-half sck cycle.

CONFIGORTS . CSNIDLE

Minimum idle time between commands. Indicates the minimum number of sck half-cycles to hold cs_n high between commands. Setting this register to zero creates a minimally-wide CS_N-high pulse of one-half sck cycle.

CONFIGORTS . CLKDIV

Core clock divider. Slows down subsequent SPI transactions by a factor of (CLKDIV+1) relative to the core clock frequency. The period of sck, T(sck) then becomes $2*(CLK_DIV+1)*T(core)$

CSID

Chip-Select ID

Controls which device to target with the next command. This register is passed to the core whenever COMMAND is written. The core then asserts cio_csb_o[CSID] during the execution of the command. - Offset: 0x1c - Reset default: 0x0 - Reset mask: 0xfffffffff

Fields

{"reg": [{"name": "CSID", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1,

Bits	Type	Reset	Name	Description
31:0	rw	0x0	CSID	Chip Select ID

COMMAND

Command Register

Parameters specific to each command segment. Unlike the CONFIGOPTS multiregister, there is only one command register for controlling all attached SPI devices - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0x1ffffff

Fields

{"reg": [{"name": "CSAAT", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "SPEED", "bits": 1, "attr": ["wo"], "bits": ["wo"], "bits"

Bits	Type	Reset	Name
31:25			Reserved
24:5	wo	0x0	LEN
4:3	wo	0x0	DIRECTION
2:1	wo	0x0	SPEED
0	wo	0x0	CSAAT

COMMAND . LEN

Segment Length.

For read or write segments, this field controls the number of 1-byte bursts to transmit and or receive in this command segment. The number of cyles required to send or received a byte will depend on COMMAND.SPEED. For dummy segments, (COMMAND.DIRECTION == 0), this register controls the number of dummy cycles to issue. The number of bytes (or dummy cycles) in the segment will be equal to COMMAND.LEN + 1.

COMMAND . DIRECTION

The direction for the following command: "0" = Dummy cycles (no TX/RX). "1" = Rx only, "2" = Tx only, "3" = Bidirectional Tx/Rx (Standard SPI mode only).

COMMAND . SPEED

The speed for this command segment: "0" = Standard SPI. "1" = Dual SPI. "2"=Quad SPI, "3": RESERVED.

COMMAND . CSAAT

Chip Select Active After Transaction. If COMMAND.CSAAT = 0, the chip select line is raised immediately at the end of the command segment. If COMMAND.CSAAT = 1, the chip select line is left low at the end of the current transaction segment. This allows the creation of longer, more complete SPI transactions, consisting of several separate segments for issuing instructions, pausing for dummy cycles, and transmitting or receiving data from the device.

RXDATA

SPI Receive Data.

Reads from this window pull data from the RXFIFO.

The serial order of bit transmission is chosen to match SPI flash devices. Individual bytes are always transmitted with the most significant bit first. Only four-byte reads are supported. If ByteOrder = 0, the first byte received is packed in the MSB of !!RXDATA. For some processor architectures, this could lead to shuffling of flash data as compared to how it is written in memory. In which case, choosing ByteOrder = 1 can reverse the byte-order of each data read, causing the first byte received to be packed into the LSB of !!RXDATA. (Though within each byte the most significant bit is always pulled from the bus first.)

- Word Aligned Offset Range: 0x24to0x24
- Size (words): 1
- Access: ro
- Byte writes are *not* supported.

TXDATA

SPI Transmit Data.

Data written to this window is placed into the TXFIFO. Byte-enables are supported for writes.

The serial order of bit transmission is chosen to match SPI flash devices. Individual bytes are always transmitted with the most significant bit first. Multi-byte writes are also supported, and if ByteOrder = 0, the bits of !!TXDATA are transmitted strictly in order of decreasing signficance (i.e. most signicant bit first). For some processor architectures, this could lead to shuffling of flash data as compared to how it is written in memory. In which case, choosing ByteOrder = 1 can reverse the byte-order of multi-byte data writes. (Though within each byte the most significant bit is always sent first.)

- Word Aligned Offset Range: 0x28to0x28
- Size (words): 1
- Access: wo
- Byte writes are supported.

ERROR_ENABLE

Controls which classes of errors raise an interrupt. - Offset: 0x2c - Reset default: 0x1f - Reset mask: 0x1f

Fields

{"reg": [{"name": "CMDBUSY", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "OVERFLOW"

Bit	s Typ	eRese	etName Description
31:	5		Reserved
4	rw	0x1	CSIDINWALL CSID: If this bit is set, the block sends an error
			interrupt whenever a command is submitted, but CSID exceeds NumCS.
3	rw	0x1	CMDINWAIL Command Errors: If this bit is set, the block
			sends an error interrupt whenever a command is sent
			with invalid values for COMMAND.SPEED or
			COMMAND.DIRECTION.
2	rw	0x1	UNDHRAGEOUN Errors: If this bit is set, the block sends an
			error interrupt whenever there is a read from RXDATA but
			the RX FIFO is empty.
1	rw	0x1	OVERING Errors: If this bit is set, the block sends an
			error interrupt whenever the TX FIFO overflows.
0	rw	0x1	CMDENSYmand Error: If this bit is set, the block sends an
			error interrupt whenever a command is issued while busy
			(i.e. a 1 is when STATUS.READY is not asserted.)

ERROR_STATUS

Indicates that any errors that have occurred. When an error occurs, the corresponding bit must be cleared here before issuing any further commands. - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0x3f

Fields

```
{"reg": [{"name": "CMDBUSY", "bits": 1, "attr": ["rw1c"], "rotate": -90}, {"name": "OVERFLOW
```

Bits	TypeRese	tName Description
31:6		Reserved
5	$\mathrm{rw}1\mathrm{c}~0\mathrm{x}0$	ACCESSINGUES that TLUL attempted to write to TXDATA
		with no bytes enabled. Such 'zero byte' writes are not
		supported.
4	$\mathrm{rw}1\mathrm{c}~0\mathrm{x}0$	CSIDINMAtates a command was attempted with an invalid
		value for CSID.
3	$\mathrm{rw}1\mathrm{c}\ 0\mathrm{x}0$	CMDINMAtates an invalid command segment, meaning either
		an invalid value of COMMAND. SPEED or a request for
		bidirectional data transfer at dual or quad speed
2	$\mathrm{rw}1\mathrm{c}\ 0\mathrm{x}0$	UNDERFIG. We that firmware has attempted to read from
		RXDATA when the RX FIFO is empty.
1	$\mathrm{rw}1\mathrm{c}\ 0\mathrm{x}0$	OVER FIND Wates that firmware has overflowed the TX FIFO
0	$\mathrm{rw}1\mathrm{c}\ 0\mathrm{x}0$	CMDBINSTACATES a write to COMMAND when STATUS.READY $= 0$.

EVENT_ENABLE

Controls which classes of SPI events raise an interrupt. - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0x3f

Fields

{"reg": [{"name": "RXFULL", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "TXEMPTY", "

Bits	Type	Reset	Name
31:6			Reserved
5	rw	0x0	IDLE
4	rw	0x0	READY
3	rw	0x0	TXWM
2	rw	0x0	RXWM
1	rw	0x0	TXEMPTY
0	rw	0x0	RXFULL

EVENT_ENABLE . IDLE

Assert to send a $\operatorname{spi_event}$ interrupt whenever ${\tt STATUS.ACTIVE}$ goes low

EVENT_ENABLE . READY

Assert to send a spi_event interrupt whenever STATUS.READY goes high

EVENT_ENABLE . TXWM

Assert to send a spi_event interrupt whenever the number of 32-bit words in the TX FIFO is less than CONTROL.TX_WATERMARK. To prevent the reassertion of this interrupt add more data to the TX FIFO, or reduce CONTROL.TX_WATERMARK.

EVENT_ENABLE . RXWM

Assert to send a spi_event interrupt whenever the number of 32-bit words in the RX FIFO is greater than CONTROL.RX_WATERMARK. To prevent the reassertion of this interrupt, read more data from the RX FIFO, or increase CONTROL.RX_WATERMARK.

EVENT_ENABLE . TXEMPTY

Assert to send a spi_event interrupt whenever STATUS.TXEMPTY goes high

EVENT_ENABLE . RXFULL

Assert to send a spi_event interrupt whenever STATUS.RXFULL goes high

tagger

registers.md

Summary

Name	Offset	Length	Description
tagger_reg.PAT_COMMIT	0x0	4	Partition configuration
			commit register
tagger_reg.PAT_ADDR_0	0x4	4	Partition address
tagger_reg.PAT_ADDR_1	0x8	4	Partition address
tagger_reg.PAT_ADDR_2	0xc	4	Partition address
tagger_reg.PAT_ADDR_3	0x10	4	Partition address
$tagger_reg.PAT_ADDR_4$	0x14	4	Partition address
tagger_reg.PAT_ADDR_5	0x18	4	Partition address
tagger_reg.PAT_ADDR_6	0x1c	4	Partition address
tagger_reg.PAT_ADDR_7	0x20	4	Partition address
tagger_reg.PAT_ADDR_8	0x24	4	Partition address
tagger_reg.PAT_ADDR_9	0x28	4	Partition address
${ m tagger_reg.PAT_ADDR_10}$	0x2c	4	Partition address

Name	Offset	Length	Description
tagger_reg.PAT_ADDR_11 tagger_reg.PAT_ADDR_12 tagger_reg.PAT_ADDR_13 tagger_reg.PAT_ADDR_14 tagger_reg.PAT_ADDR_15 tagger_reg.PAT_DDR_15	0x30 0x34 0x38 0x3c 0x40 0x44	4 4 4 4 4 4 4	Partition address Partition address Partition address Partition address Partition address Partition address Partition ID
tagger_reg.PATID_1 tagger_reg.PATID_2 tagger_reg.ADDR_CONF	0x48 0x4c 0x50	4 4 4	Partition ID Partition ID Address encoding mode switch register

PAT_COMMIT

Partition configuration commit register - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0x1

Fields

{"reg": [{"name": "commit_0", "bits": 1, "attr": ["rw"], "rotate": -90}, {"bits": 31}], "con

Bits	Type	Reset	Name	Description
31:1 0	rw	0x0	commit_(Reserved) commit changes of partition configuration

PAT_ADDR

Partition address - Reset default: 0x0 - Reset mask: 0xffffffff

Instances

Name	Offset
PAT_ADDR_0	0x4
PAT_ADDR_1	0x8
PAT_ADDR_2	0xc
PAT_ADDR_3	0x10
PAT_ADDR_4	0x14

Name	Offset
PAT_ADDR_5	0x18
PAT_ADDR_6	0x1c
PAT_ADDR_7	0x20
PAT_ADDR_8	0x24
PAT_ADDR_9	0x28
PAT_ADDR_10	0x2c
PAT_ADDR_11	0x30
PAT_ADDR_12	0x34
PAT_ADDR_13	0x38
PAT_ADDR_14	0x3c
PAT_ADDR_15	0x40

{"reg": [{"name": "PAT_ADDR", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x0	PAT_Al	DD \mathbf{R} ingle partition configurations: address

PATID

Partition ID - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name	Offset
PATID_0	0x44
PATID_1	0x48
PATID_2	0x4c

${\bf Fields}$

```
{"reg": [{"name": "PATID", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1
```

Bits	Type	Reset	Name	Description
31:0	rw	0x0		Partition ID (PatID) for each partition, length determined by params

$ADDR_CONF$

Address encoding mode switch register - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0xffffffff}$

Instances

Name		Offset
$\overline{\mathrm{ADDR}_{-}}$	_CONF	0x50

Fields

{"reg": [{"name": "addr_conf", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name Description
31:0	rw	0x0	addr_con# bits configuration for each partition. 2'b00: OFF, 2'b01: TOR, 2'b10: NA4

uart

${\bf registers.md}$

Summary

Name	Offset	Length	Description
uart.INTR_STATE	0x0	4	Interrupt State Register
uart.INTR_ENABLE	0x4	4	Interrupt Enable Register
uart.INTR_TEST	0x8	4	Interrupt Test Register
uart.ALERT_TEST	0xc	4	Alert Test Register
uart.CTRL	0x10	4	UART control register
uart.STATUS	0x14	4	UART live status register
uart.RDATA	0x18	4	UART read data

Name	Offset	Length	Description
uart.WDATA	0x1c		UART write data
uart.FIFO_CTRL uart.FIFO_STATUS	$0x20 \\ 0x24$		UART FIFO control register UART FIFO status register
uart.OVRD	0x24 $0x28$		TX pin override control. Gives direct
			SW control over TX pin state
uart.VAL	0x2c		UART oversampled values
uart.TIMEOUT_CTRL	0x30	4	UART RX timeout control

INTR_STATE

Interrupt State Register - Offset: 0x0 - Reset default: 0x101 - Reset mask: 0x1ff

Fields

{"reg": [{"name": "tx_watermark", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "rx_watermark", "bits": 1, "attr": ["ro"], "rotate": -90}, "rotate": -90

Bits	Type	${\bf Reset}$	Name De	escription
31:9			Re	eserved
8	ro	0x1	tx_emptyra	ised if the transmit FIFO is empty.
7	rw1c	0x0	rx_parityra	issed if the receiver has detected a parity error.
6	rw1c	0x0	rx_timeout	ised if RX FIFO has characters remaining in
			h	e FIFO without being retrieved for the
			pr	ogrammed time period.
5	rw1c	0x0	rx_break <u>ra</u>	ised if break condition has been detected on
			re	ceive.
4	rw1c	0x0	rx_frame <u>ra</u> e	issed if a framing error has been detected on
			re	ceive.
3	rw1c	0x0	rx_overflox	ised if the receive FIFO has overflowed.
2	rw1c	0x0	$tx_done ra$	ised if the transmit FIFO has emptied and no
			tra	ansmit is ongoing.
1	ro	0x0	rx_waterna	is described if the receive FIFO is past the high-water
			ma	ark.
0	ro	0x1	tx_waterna	is dead if the transmit FIFO is past the high-water
			ma	ark.

INTR_ENABLE

Interrupt Enable Register - Offset: ${\tt 0x4}$ - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0x1ff}$

${\bf Fields}$

{"reg": [{"name": "tx_watermark", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "rx_watermark", "bits": 1, "attr": ["rw"], "rotate": -90}, "rotate":

Bits	Type	Reset	Name	Description
31:9				Reserved
8	rw	0x0	tx_empty	Enable interrupt when
				INTR_STATE.tx_empty is set.
7	rw	0x0	rx_parity	_ænable interrupt when
				<pre>INTR_STATE.rx_parity_err is set.</pre>
6	rw	0x0	rx_timeou	tEnable interrupt when
				INTR_STATE.rx_timeout is set.
5	rw	0x0	$rx_break_$	_eEnable interrupt when
				INTR_STATE.rx_break_err is set.
4	rw	0x0	$rx_frame_$	_eEnable interrupt when
				INTR_STATE.rx_frame_err is set.
3	rw	0x0	$rx_overflo$	wEnable interrupt when
				INTR_STATE.rx_overflow is set.
2	rw	0x0	tx_done	Enable interrupt when
				INTR_STATE.tx_done is set.
1	rw	0x0	rx_watern	nækable interrupt when
				INTR_STATE.rx_watermark is set.
0	rw	0x0	tx_watern	nækable interrupt when
				INTR_STATE.tx_watermark is set.

INTR_TEST

Interrupt Test Register - Offset: ${\tt 0x8}$ - Reset default: ${\tt 0x0}$ - Reset mask: ${\tt 0x1ff}$

${\bf Fields}$

{"reg": [{"name": "tx_watermark", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "rx_watermark", "bits": 1, "attr": ["wo"], "rotate": -90}, "rota

Bits	Type	Reset	Name	Description
31:9				Reserved
8	WO	0x0	tx_empty	Write 1 to force INTR_STATE.tx_empty to
				1.
7	wo	0x0	$rx_parity_$	_eWrite 1 to force
				INTR_STATE.rx_parity_err to 1.
6	wo	0x0	$rx_timeout$	t Write 1 to force INTR_STATE.rx_timeout
				to 1

Bits	Type	Reset	Name	Description
5	wo	0x0	rx_break	erWrite 1 to force
				INTR_STATE.rx_break_err to 1.
4	wo	0x0	rx_frame	_eNVrite 1 to force
				${\tt INTR_STATE.rx_frame_err} \ {\tt to} \ 1.$
3	WO	0x0	$rx_overflo$	ow Write 1 to force
				INTR_STATE.rx_overflow to 1.
2	wo	0x0	tx_done	Write 1 to force INTR_STATE.tx_done to
				1.
1	wo	0x0	rx_wateri	maWrite 1 to force
				INTR_STATE.rx_watermark to 1.
0	wo	0x0	tx_wateri	malNrite 1 to force
				INTR_STATE.tx_watermark to 1.

$ALERT_TEST$

Alert Test Register - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Ox1}$

Fields

 ${"reg": [{"name": "fatal_fault", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}], "rotate": -90}, "rotate"$

Bits	Type	Reset	Name	Description
31:1 0	WO	0x0	fatal_fault	Reserved Write 1 to trigger one alert event of this kind.

CTRL

UART control register - Offset: $\tt 0x10$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0xffff03f7$

Fields

{"reg": [{"name": "TX", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "RX", "bits": 1

Bits	Type	Reset	Name
31:16	rw	0x0	NCO

Bits	Type	Reset	Name
15:10			Reserved
9:8	rw	0x0	RXBLVL
7	rw	0x0	PARITY_ODD
6	rw	0x0	PARITY_EN
5	rw	0x0	LLPBK
4	rw	0x0	SLPBK
3			Reserved
2	rw	0x0	NF
1	rw	0x0	RX
0	rw	0x0	TX

CTRL . NCO

BAUD clock rate control.

CTRL . RXBLVL

Trigger level for RX break detection. Sets the number of character times the line must be low to detect a break.

Value	Name	Description
0x0	break2	2 characters
0x1	break4	4 characters
0x2	break8	8 characters
0x3	break16	16 characters

CTRL . $PARITY_ODD$

If PARITY_EN is true, this determines the type, 1 for odd parity, 0 for even.

CTRL . PARITY_EN

If true, parity is enabled in both RX and TX directions.

CTRL . LLPBK

Line loopback enable.

If this bit is turned on, incoming bits are forwarded to TX for testing purpose. See Block Diagram. Note that the internal design sees RX value as 1 always if line loopback is enabled.

CTRL . SLPBK

System loopback enable.

If this bit is turned on, any outgoing bits to TX are received through RX. See Block Diagram. Note that the TX line goes 1 if System loopback is enabled.

CTRL . NF

RX noise filter enable. If the noise filter is enabled, RX line goes through the 3-tap repetition code. It ignores single IP clock period noise.

\mathbf{CTRL} . \mathbf{RX}

RX enable

CTRL . TX

TX enable

STATUS

UART live status register - Offset: 0x14 - Reset default: 0x3c - Reset mask: 0x3f

Fields

{"reg": [{"name": "TXFULL", "bits": 1, "attr": ["ro"], "rotate": -90}, {"name": "RXFULL", "

Bits	Type	Reset	Name	Description
31:6				Reserved
5	ro	0x1	RXEMI	PTRX FIFO is empty
4	ro	0x1	RXIDL	E RX is idle
3	ro	0x1	TXIDL	E TX FIFO is empty and all bits have been
				transmitted
2	ro	0x1	TXEMI	PTNX FIFO is empty
1	ro	X	RXFUL	LRX buffer is full
0	ro	X	TXFUL	LTX buffer is full

RDATA

UART read data - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xff

Fields

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	$_{ m ro}$	x	RDATA	

WDATA

UART write data - Offset: Ox1c - Reset default: Ox0 - Reset mask: Oxff

Fields

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	wo	0x0	WDATA	

FIFO_CTRL

UART FIFO control register - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "RXRST", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "TXRST", "bits": 1, "attr": ["wo"], "bits": ["wo"],

Bits	Type	Reset	Name
31:8			Reserved
7:5	rw	0x0	TXILVL

Bits	Type	Reset	Name
4:2	rw	0x0	RXILVL
1	wo	0x0	TXRST
0	wo	0x0	RXRST

${\bf FIFO_CTRL}~.~{\bf TXILVL}$

Trigger level for TX interrupts. If the FIFO depth is less than the setting, it raises $tx_watermark$ interrupt.

Value	Name	Description
0x0	txlvl1	1 character
0x1	txlvl2	2 characters
0x2	txlvl4	4 characters
0x3	txlvl8	8 characters
0x4	txlvl16	16 characters

Other values are reserved.

FIFO_CTRL . RXILVL

Trigger level for RX interrupts. If the FIFO depth is greater than or equal to the setting, it raises $rx_watermark$ interrupt.

Value	Name	Description
0x0 0x1 0x2 0x3 0x4 0x5	rxlvl1 rxlvl2 rxlvl4 rxlvl8 rxlvl16 rxlvl32	1 character 2 characters 4 characters 8 characters 16 characters 32 characters
0x6	rxlvl62	62 characters

Other values are reserved.

FIFO_CTRL . TXRST

TX fifo reset. Write 1 to the register resets TX_FIFO. Read returns 0

FIFO_CTRL . RXRST

RX fifo reset. Write 1 to the register resets RX_FIFO. Read returns 0

FIFO_STATUS

UART FIFO status register - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0xff00ff

Fields

{"reg": [{"name": "TXLVL", "bits": 8, "attr": ["ro"], "rotate": 0}, {"bits": 8}, {"name": "]

Bits	Type	Reset	Name	Description
31:24				Reserved
23:16	ro	X	RXLVL	Current fill level of RX fifo
15:8				Reserved
7:0	$_{ m ro}$	X	TXLVL	Current fill level of TX fifo

OVRD

TX pin override control. Gives direct SW control over TX pin state - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0x3

Fields

{"reg": [{"name": "TXEN", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "TXVAL", "bits"

Bits	Type	Reset	Name	Description
31:2				Reserved
1	rw	0x0	TXVAL	Write to set the value of the TX pin
0	rw	0x0	TXEN	Enable TX pin override control

VAL

UART oversampled values - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0xffff

{"reg": [{"name": "RX", "bits": 16, "attr": ["ro"], "rotate": 0}, {"bits": 16}], "config":

Bits	Type	Reset	Name	Description
31:16 15:0	ro	X	RX	Reserved Last 16 oversampled values of RX. Most recent bit is bit 0, oldest 15.

${\bf TIMEOUT_CTRL}$

UART RX timeout control - Offset: $\tt 0x30$ - Reset default: $\tt 0x0$ - Reset mask: $\tt 0x80fffffff$

Fields

{"reg": [{"name": "VAL", "bits": 24, "attr": ["rw"], "rotate": 0}, {"bits": 7}, {"name": "El

Bits	Type	Reset	Name	Description
31	rw	0x0	EN	Enable RX timeout feature
30:24				Reserved
23:0	rw	0x0	VAL	RX timeout value in UART bit
				times

unbent

${\bf registers.md}$

Summary

Name	Offset	Length	Description
bus_err_unit.err_addr	0x0	4	Address of the bus error
bus_err_unit.err_addr_top	0x4	4	Top of the address of the bus error
bus_err_unit.err_code	0x8	4	Error code of the bus
bus_err_unit.meta	0xc	4	error Meta information of the bus error

err_addr

Address of the bus error - Offset: 0x0 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "err_addr", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	X	err_addr	Address of the bus error

err_addr_top

Top of the address of the bus error - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "err_addr", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	X	err_addr	Address of the bus error

err_code

Error code of the bus error - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "err_code", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	ro	X	$\operatorname{err_code}$	Error code of the bus error

meta

Meta information of the bus error - Offset: $\tt Oxc$ - Reset default: $\tt OxO$ - Reset mask: $\tt Oxffffffff$

Fields

{"reg": [{"name": "meta", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1,

Bits	Type	Reset	Name	Description
31:0	ro	X	meta	Meta information of the bus error

vga

registers.md

Summary

Name	Offset	Length	Description
axi_vga.CONTROL	0x0	4	Control register
axi_vga.CLK_DIV	0x4	4	Clock divider
axi_vga.HORI_VISIBLE_SIZE	0x8	4	Size of horizontal visible area
axi_vga.HORI_FRONT_PORCH_SIZE	0xc	4	Size of horizontal front porch
axi_vga.HORI_SYNC_SIZE	0x10	4	Size of horizontal sync area
axi_vga.HORI_BACK_PORCH_SIZE	0x14	4	Size of horizontal back porch
axi_vga.VERT_VISIBLE_SIZE	0x18	4	Size of vertical visible area
axi_vga.VERT_FRONT_PORCH_SIZE	0x1c	4	Size of vertical front porch
axi_vga.VERT_SYNC_SIZE	0x20	4	Size of vertical sync area
axi_vga.VERT_BACK_PORCH_SIZE	0x24	4	Size of vertical back porch
axi_vga.START_ADDR_LOW	0x28	4	Low end of start address of frame buffer
$axi_vga. {\tt START_ADDR_HIGH}$	0x2c	4	High end of start address of frame buffer
axi_vga.FRAME_SIZE	0x30	4	Size of whole frame

Name	Offset	Length	Description
axi_vga.BURST_LEN	0x34	4	Number of beats in a burst

CONTROL

Control register - Offset: 0x0 - Reset default: 0x6 - Reset mask: 0x7

Fields

{"reg": [{"name": "enable", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "hsync_pol"

Bits	Type	Reset	Name	Description
31:3				Reserved
2	rw	0x1	vsync_p	ol Sets polarity for VSYNC 0 - Active Low
				1 - Active High
1	rw	0x1	$hsync_p$	ol Sets polarity for HSYNC 0 - Active Low
				1 - Active High
0	rw	0x0	enable	Enables FSM.

CLK_DIV

Clock divider - Offset: 0x4 - Reset default: 0x1 - Reset mask: 0xff

Fields

{"reg": [{"name": "clk_div", "bits": 8, "attr": ["rw"], "rotate": 0}, {"bits": 24}], "configure for the configure for th

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	rw	0x1	clk_div	Clock divider.

HORI_VISIBLE_SIZE

Size of horizontal visible area - Offset: $\tt 0x8$ - Reset default: $\tt 0x1$ - Reset mask: $\tt 0xffffffff$

{"reg": [{"name": "hori_visible_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	rw	0x1	hori_visible_size	Size of horizontal visible area.

HORI_FRONT_PORCH_SIZE

Size of horizontal front porch - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox1}$ - Reset mask: ${\tt Oxffffffff}$

Fields

{"reg": [{"name": "hori_front_porch_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "conf:

Bits	Type	Reset	Name	Description
31:0	rw	0x1	hori_front	_porch_sizSize of horizontal front
				porch.

HORI_SYNC_SIZE

Size of horizontal sync area - Offset: 0x10 - Reset default: 0x1 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "hori_sync_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"I

Bits	Type	Reset	Name	Description
31:0	rw	0x1	hori_sync_size	Size of horizontal sync area.

HORI_BACK_PORCH_SIZE

Size of horizontal back porch - Offset: 0x14 - Reset default: 0x1 - Reset mask: 0xffffffff

{"reg": [{"name": "hori_back_porch_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "configure of the configure of the confi

Bits	Type	Reset	Name	Description
31:0	rw	0x1	hori_back	_porch_siz8ize of horizontal back
				porch.

VERT_VISIBLE_SIZE

Size of vertical visible area - Offset: 0x18 - Reset default: 0x1 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "vert_visible_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "config":

Bits	Type	Reset	Name	Description
31:0	rw	0x1	vert_visible_size	Size of vertical visible area.

VERT_FRONT_PORCH_SIZE

Size of vertical front porch - Offset: 0x1c - Reset default: 0x1 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "vert_front_porch_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "conf:

Bits	Type	Reset	Name	Description
31:0	rw	0x1	vert_front	porchsiz&ize of vertical front
				porch.

VERT_SYNC_SIZE

Size of vertical sync area - Offset: 0x20 - Reset default: 0x1 - Reset mask: 0xffffffff

{"reg": [{"name": "vert_sync_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"I

Bits	Type	Reset	Name	Description
31:0	rw	0x1	${\rm vert_sync_size}$	Size of vertical sync area.

VERT_BACK_PORCH_SIZE

Size of vertical back porch - Offset: 0x24 - Reset default: 0x1 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "vert_back_porch_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "config

Bits	Type	Reset	Name	Description
31:0	rw	0x1	vert_back	_porch_siz&ize of vertical back
				porch.

START_ADDR_LOW

Low end of start address of frame buffer - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "start_addr_low", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"I

Bits	Type	Reset	Name	Description
31:0	rw	0x0	start_addr	_lowLow end of start address of frame buffer.

START_ADDR_HIGH

High end of start address of frame buffer - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0xffffffff

{"reg": [{"name": "start_addr_high", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {

Bits	Type	Reset	Name Description
31:0	rw	0x0	start_addr_higHigh end of start address of frame buffer.

FRAME_SIZE

Size of whole frame - Offset: 0x30 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "frame_size", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes

Bits	Type	Reset	Name	Description
31:0	rw	0x0	$frame_size$	Size of whole frame.

BURST_LEN

Number of beats in a burst - Offset: 0x34 - Reset default: 0x0 - Reset mask: 0xff

Fields

{"reg": [{"name": "burst_len", "bits": 8, "attr": ["rw"], "rotate": 0}, {"bits": 24}], "con:

Bits	Type	Reset	Name	Description
31:8				Reserved
7:0	rw	0x0	$burst_len$	Number of beats in a burst.

$watchdog_timer$

registers.md

Summary

Name	Offset	Length	Description
aon_timer.ALERT_TEST	0x0	4	Alert Test Register
aon_timer.WKUP_CTRL	0x4	4	Wakeup Timer Control register
aon_timer.WKUP_THOLD	0x8	4	Wakeup Timer Threshold Register
aon_timer.WKUP_COUNT	0xc	4	Wakeup Timer Count Register
aon_timer.WDOG_REGWEN	0x10	4	Watchdog Timer Write Enable Register
aon_timer.WDOG_CTRL	0x14	4	Watchdog Timer Control register
aon_timer.WDOG_BARK_THOLD	0x18	4	Watchdog Timer Bark Threshold Register
aon_timer.WDOG_BITE_THOLD	0x1c	4	Watchdog Timer Bite Threshold Register
aon_timer.WDOG_COUNT	0x20	4	Watchdog Timer Count Register
aon_timer.INTR_STATE	0x24	4	Interrupt State Register
aon_timer.INTR_TEST	0x28	4	Interrupt Test Register
aon_timer.WKUP_CAUSE	0x2c	4	Wakeup request status

ALERT_TEST

Alert Test Register - Offset: 0 x0 - Reset default: 0 x0 - Reset mask: 0 x1

${\bf Fields}$

{"reg": [{"name": "fatal_fault", "bits": 1, "attr": ["wo"], "rotate": -90}, {"bits": 31}],

Bits	Type	Reset	Name	Description
31:1 0	wo	0x0	fatal_fault	Reserved Write 1 to trigger one alert event of this kind.

$WKUP_CTRL$

Wakeup Timer Control register - Offset: 0x4 - Reset default: 0x0 - Reset mask: 0x1fff

Fields

{"reg": [{"name": "enable", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "prescaler"

Bits	Type	Reset	Name	Description
31:13				Reserved
12:1	rw	0x0	prescaler	Pre-scaler value for wakeup timer
0	rw	0x0	enable	when set to 1, the wakeup timer will
,		3-20		count

$WKUP_THOLD$

Wakeup Timer Threshold Register - Offset: 0x8 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "threshold", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x0	threshold	The count at which a wakeup interrupt should be generated

WKUP_COUNT

Wakeup Timer Count Register - Offset: ${\tt Oxc}$ - Reset default: ${\tt Ox0}$ - Reset mask: ${\tt Oxffffffff}$

{"reg": [{"name": "count", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	count	The current wakeup counter value

WDOG_REGWEN

Watchdog Timer Write Enable Register - Offset: 0x10 - Reset default: 0x1 - Reset mask: 0x1

Fields

{"reg": [{"name": "regwen", "bits": 1, "attr": ["rw0c"], "rotate": -90}, {"bits": 31}], "con

Bits	Type	Reset	Name	Description
31:1	rw0c	0x1	regwen	Reserved Once cleared, the watchdog configuration will be locked until the next reset

$WDOG_CTRL$

Watchdog Timer Control register - Offset: 0x14 - Reset default: 0x0 - Reset mask: 0x3 - Register enable: WDOG_REGWEN

Fields

{"reg": [{"name": "enable", "bits": 1, "attr": ["rw"], "rotate": -90}, {"name": "pause_in_si

Bits	Type	Reset	Name	Description
31:2				Reserved
1	rw	0x0	pause_in	_sleWhen set to 1, the watchdog timer will
				not count during sleep
0	rw	0x0	enable	When set to 1, the watchdog timer will
				count

WDOG_BARK_THOLD

Watchdog Timer Bark Threshold Register - Offset: 0x18 - Reset default: 0x0 - Reset mask: 0xffffffff - Register enable: $WDOG_REGWEN$

Fields

Bits	Type	Reset	Name	Description
31:0	rw	0x0	threshold	The count at which a watchdog bark interrupt should be generated

WDOG_BITE_THOLD

Watchdog Timer Bite Threshold Register - Offset: 0x1c - Reset default: 0x0 - Reset mask: 0xfffffffff - Register enable: $WDOG_REGWEN$

Fields

{"reg": [{"name": "threshold", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes"

Bits	Type	Reset	Name	Description
31:0	rw	0x0	threshold	The count at which a watchdog bite reset should be generated

WDOG_COUNT

Watchdog Timer Count Register - Offset: 0x20 - Reset default: 0x0 - Reset mask: 0xffffffff

Fields

{"reg": [{"name": "count", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1

Bits	Type	Reset	Name	Description
31:0	rw	0x0	count	The current watchdog counter value

INTR_STATE

Interrupt State Register - Offset: 0x24 - Reset default: 0x0 - Reset mask: 0x3

Fields

{"reg": [{"name": "wkup_timer_expired", "bits": 1, "attr": ["rw1c"], "rotate": -90}, {"name"

Bits	Type	Reset	Name	Description
31:2				Reserved
1	rw1c	0x0	$wdog_tir$	mer_bakised if the watchdog timer has hit
				the bark threshold
0	rw1c	0x0	wkup_tii	mer_expaired if the wakeup timer has hit the
				specified threshold

INTR_TEST

Interrupt Test Register - Offset: 0x28 - Reset default: 0x0 - Reset mask: 0x3

Fields

 ${"reg": [{"name": "wkup_timer_expired", "bits": 1, "attr": ["wo"], "rotate": -90}, {"name": "wkup_timer_expired", "bits": 1, "attr": ["wo"], "bits": ["wo"], "b$

Bits	Type	Reset	Name	Description
31:2				Reserved
1	wo	X	wdog_tir	ner_barWrite 1 to force
				$wdog_timer_bark$ interrupt
0	WO	X	wkup_tii	mer_exp lMed te 1 to force
				wkup_timer_expired interrupt

WKUP_CAUSE

Wakeup request status - Offset: 0x2c - Reset default: 0x0 - Reset mask: 0x1

${\bf Fields}$

{"reg": [{"name": "cause", "bits": 1, "attr": ["rw0c"], "rotate": -90}, {"bits": 31}], "cons

Bits	Type	Reset	Name	Description
31:1 0	rw0c	0x0	cause	Reserved AON timer requested wakeup, write 0 to clear