

# Syllabus

Course code	ECE 352	Course name	Computer Organization and Architecture				credits	3
Instructor	Name : Hyokeun Lee				Homepage : <a href="https://relacslab.github.io/">https://relacslab.github.io/</a>			
	E-Mail : hyokeunlee@ajou.ac.kr				Office : 원천관 403			
	Office hour : appointment is recommended							
1. Goals	Similar to skyscrapers, well-architecting a system that incorporates delicate, bleeding-edge technologies is pressing. In this lecture, we will learn the basics of computer architecture, including pipeline designs, memory managements, and some issues related to caches (e.g., policies and coherence). There will be <u>two</u> term projects based on an RTL design and an architecture simulator.							
2. Textbooks	<u>Main</u> : Patterson and Hennessy, "Computer Organization and Design (MIPS Edition)" <u>Sub</u> : (1) Patterson et al., "Computer Architecture: A Quantitative Approach" (2) Research Papers							
3. Prerequisites	<ul style="list-style-type: none"><li>Logic Design</li><li>Digital System Design</li><li>C/C++ programming-related classes</li></ul>							
4. Ratings (%)	Attendance	Homework	Mid-term	Final-term	Project	Others	Overall	
	5	0	35	35	25	0	100	
5. Agenda	Week	Contents						
	1	Introduction to Computer Architecture						
	2	Instruction Set Architecture (1)						
	3	Instruction Set Architecture (2)						
	4	Single- & Multi-Cycle Microarchitectures						
	5	Pipelined Microarchitecture: Introduction						
	6	Pipelined Microarchitecture: Data Hazard and its Handling						
	7	Pipelined Microarchitecture: Control Hazard and its Handling						
	8	Mid-Term Exam						
	9	Advanced Microarchitecture: Out-of-Order, Superscalar						
	10	Advanced Microarchitecture: Multithreading						
	11	Memory Systems: Cache (1)						
	12	Memory Systems: Cache (2)						
	13	Memory Systems: Virtual Memory						
	14	IO Devices and Managements						
15	Final-Term Exam							
6. Notes for students	<ul style="list-style-type: none"><li>F will be given if cheating is caught no matter what case is</li><li>One grade lower if not taking either mid-term or final-term exam</li><li>This class has a Verilog project, please refrain from taking this class if you have not taken "Digital System Design" class</li></ul>							