

# Syllabus

<b>Course code</b>	ECE 358	<b>Course name</b>	Digital System Design				<b>credits</b>	3
<b>Instructor</b>	Name : Hyokeun Lee				Homepage : <a href="https://relacslab.github.io/">https://relacslab.github.io/</a>			
	E-Mail : hyokeunlee@ajou.ac.kr				Office : 원천관 403			
	Office hour : appointment is recommended							
<b>1. Goals</b>	In this course, we will study and use Verilog HDL -- the most popular HDL today. Further, we will also explore various advanced design methodologies (e.g., FSM, ASM, pipeline) that are essential design components in computer systems.							
<b>2. Textbooks</b>	Ming-Bo Lin, "Digital System Designs and Practices : Using Verilog HDL and FPGAs"							
<b>3. Prerequisites</b>	<ul style="list-style-type: none"> <li>Logic Design</li> <li>Electronic Circuit</li> </ul>							
<b>4. Ratings (%)</b>	Attendance	Homework	Mid-term	Final-term	Project	Others	Overall	
	10	20	35	35	0	0	100	
<b>5. Agenda</b>	<b>Week</b>	<b>Contents</b>						
	<b>1</b>	Introduction to Digital System Design						
	<b>2</b>	Verilog HDL and FPGA						
	<b>3</b>	Basic Combinational Logic in Verilog						
	<b>4</b>	Advanced Design: Arithmetic Units (1)						
	<b>5</b>	Advanced Design: Arithmetic Units (2)						
	<b>6</b>	Basic Sequential Logic in Verilog						
	<b>7</b>	Advanced Design: Finite State Machines (1)						
	<b>8</b>	Mid-Term Exam						
	<b>9</b>	Advanced Design: Finite State Machines (2) and ASM Charts						
	<b>10</b>	Sequential Logic Use Cases: Counters and Shift Registers						
	<b>11</b>	Synchronous Designs & Design Issues						
	<b>12</b>	Memory Technologies: ROM and RAMs						
	<b>13</b>	New Memory Technologies						
	<b>14</b>	Architecture-level Simulation						
	<b>15</b>	Final-Term Exam						
<b>6. Notes for students</b>	<ul style="list-style-type: none"> <li>F will be given if cheating is caught no matter what case is</li> <li>One grade lower if not taking either mid-term or final-term exam</li> <li>This class has Verilog homework assignments, please refrain from taking this class if you have not taken "Digital System Design" class</li> </ul>							