Syllabus

Course code	ECE	352	Course na	ame	Compu	ter Organ	nization	and Arch	nitecture	credits	3	
Instructor	Name : Hyokeun Lee						Homepage: https://relacslab.github.io/					
	E-Mail: hyokeunlee@ajou.ac.kr						Office : 원천관 403					
	Office hour : appointment is recommended											
1. Goals	Computing systems become more complicated than ever due to the inclusion of various technologies. Similar to skyscrapers, well-architecting a computing system while incorporating these bleeding-edge technologies appears as a pressing mission for achieving higher performance, energy efficiency, and reliability. In this lecture, we are going to learn about the basic knowledge of computer architecture.											
2. Textbooks	<u>Main</u> : Patterson and Hennessy, "Computer Organization and Design (MIPS Edition)" <u>Sub</u> : Patterson and Hennessy, "Computer Architecture: A Quantitative Approach"											
3. Prerequisites	Logic DesignDigital System DesignECE Programming (C/C++)											
4. Ratings (%)	Attendance		Homework		-term	Final-ter	m l	Project	Others	S	Overall	
	5		0	3	35	35		25	0		100	
5. Agenda	Week	·k				Contents						
	1	Introduction to Computer Architecture										
	2	Instruction Set Architecture (1)										
	3	Instruction Set Architecture (2)										
	4	Single- & Multi-Cycle Microarchitectures										
	5	Pipelined Microarchitecture: Introduction										
	6	Pipelined Microarchitecture: Data Hazard and its Handling										
	7	Pipelined Microarchitecture: Control Hazard and its Handling										
	8	Mid-Term Exam										
	9	Advanced Microarchitecture: Out-of-Order, Superscalar										
	10 11	Advanced Microarchitecture: Multithreading Memory Systems: Cache (1)										
	12	Memory Systems: Cache (1) Memory Systems: Cache (2)										
	13	Memory Systems: Virtual Memory										
	14	IO Devices and Managements										
	15	Final-Term Exam										
6. Notes for students	■ F will be given if cheating is caught no matter what case is											
	 One grade lower if not taking either mid-term or final-term exam This class has a Verilog project, please refrain from taking this class if you have not taken "Digital System Design" class 											