Syllabus

| Course code | ECE 358 | | Course i | name | Digital | System De | System Design | | 3 | |
|-----------------------|---|---|----------|----------|------------|--|---------------|----|-------|--|
| Instructor | Name : Hyokeun Lee | | | | | Homepage: https://relacslab.github.io/ | | | | |
| | E-Mail: hyokeunlee@ajou.ac.kr | | | | | Office : 원천관 403 | | | | |
| | Office hour : appointment is recommended | | | | | | | | | |
| 1. Goals | Further | n this course, we will study and use Verilog HDL the most popular HDL today. Further, we will also explore various advanced design methodologies (e.g., FSM, ASM, pipeline) that are essential to modern digital designs. | | | | | | | | |
| 2. Textbooks | Ming-Bo Lin, "Digital System Designs and Practices : Using Verilog HDL and FPGAs" | | | | | | | | | |
| 3. Prerequisites | | Logic DesignElectronic Circuit | | | | | | | | |
| 4. Ratings (%) | Attendance | | Homework | Mid-term | Final-term | Project | Others | Ov | erall | |
| | 10 | | 20 | 35 | 35 | 0 | 0 | 1 | 00 | |
| 5. Agenda | Week | Contents | | | | | | | | |
| | 1 | Introduction to Digital System Design | | | | | | | | |
| | 2 | Verilog HDL and FPGA | | | | | | | | |
| | 3 | Basic Combinational Logic in Verilog | | | | | | | | |
| | 4 5 | Advanced Design: Arithmetic Units (1) Advanced Design: Arithmetic Units (2) | | | | | | | | |
| | 6 | Basic Sequential Logic in Verilog | | | | | | | | |
| | 7 | Advanced Design: Finite State Machines (1) | | | | | | | | |
| | 8 | Mid-Term Exam | | | | | | | | |
| | 9 | Advanced Design: Finite State Machines (2) and ASM Charts | | | | | | | | |
| | 10 | Sequential Logic Use Cases: Counters and Shift Registers | | | | | | | | |
| | 11 | Synchronous Designs & Design Issues | | | | | | | | |
| | 12 | Memory Technologies: ROM and RAMs | | | | | | | | |
| | 13 | New Memory Technologies Architecture-level Simulation | | | | | | | | |
| | 14 15 | Final-Term Exam | | | | | | | | |
| | | | | | | | | | | |
| 6. Notes for students | | | | | | | | | | |