

# Syllabus

Course code	ECE 650 (graduate)	Course name	Advanced Computer Architecture				credits	3
Instructor	Name : Hyokeun Lee				Homepage : <a href="https://relacslab.github.io/">https://relacslab.github.io/</a>			
	E-Mail : hyokeunlee@ajou.ac.kr				Office : 원천관 403			
	Office hour : appointment is recommended							
1. Goals	Well defining a computer architecture is a key to achieve a robust and high-performance system. Based on the knowledge you learn in “Computer Organization and Architecture” class, this lecture will take you to the road on various advanced computer architecture technologies (e.g. out-of-order, prediction, coherence...). Although these technologies will be taught based on general-purpose processors, they are ubiquitously extended in various computing platforms.							
2. Textbooks	<b>Main:</b> Patterson and Hennessy, “Computer Architecture: A Quantitative Approach” <b>Sub:</b> A. Gonzalez et al., “Processor Microarchitecture: An Implementation Perspective”							
3. Prerequisites	<ul style="list-style-type: none"><li>Computer Organization and Architecture</li><li>ECE Programming (C/C++)</li></ul>							
4. Ratings (%)	Attendance	Homework	Mid-term	Final-term	Project	Others	Overall	
	5	0	35	35	25	0	100	
5. Agenda	Week	Contents						
	1	Introduction to Computer Architecture						
	2	Recap of ISA and Simple Microarchitecture						
	3	Out-of-Order Microarchitecture (1)						
	4	Out-of-Order Microarchitecture (2)						
	5	Out-of-Order Microarchitecture (3)						
	6	Branch Prediction						
	7	Cache and Data Prefetch						
	8	Mid-Term Exam						
	9	Shared Memory: Cache Coherence (1)						
	10	Shared Memory: Cache Coherence (2)						
	11	Shared Memory: Memory Consistency (1)						
	12	Shared Memory: Memory Consistency (2)						
	13	Virtual Memory: Improving PTW Performance						
	14	Virtual Memory: Enhancements for Various Domains						
15	Final-Term Exam							
6. Notes for students	<ul style="list-style-type: none"><li>F will be given if cheating is caught no matter what case is</li><li>One grade lower if not taking either mid-term or final-term exam</li><li>This class has a Verilog project, please refrain from taking this class if you have not taken “Digital System Design” class</li></ul>							