Skip to content

Comments

Add RzIL for MIPS32/64 Revision 6.01#4920

Merged
wargio merged 56 commits intodevfrom
add-il-mips-r6
Mar 23, 2025
Merged

Add RzIL for MIPS32/64 Revision 6.01#4920
wargio merged 56 commits intodevfrom
add-il-mips-r6

Conversation

@wargio
Copy link
Member

@wargio wargio commented Feb 21, 2025

Squash Me

Your checklist for this pull request

  • I've read the guidelines for contributing to this repository.
  • I made sure to follow the project's coding style.
  • I've documented every RZ_API function and struct this PR changes.
  • I've added tests that prove my changes are effective (required for changes to RZ_API).
  • I've updated the Rizin book with the relevant information (if needed).

Detailed description

Implements MIPS rev6 ops without floating pointers and co-processor ops

  • Added 57 new implementation + fixes.
  • With this PR we handle ~400 instructions.
  • Remaining without handle ~900 instructions (most of which are special floating points & SIMD extensions)

Linked to #4007

@wargio wargio marked this pull request as ready for review March 22, 2025 06:42
@notxvilka notxvilka added this to the 0.8.0 milestone Mar 22, 2025
Copy link
Contributor

@notxvilka notxvilka left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please add "emulateme" test

@Rot127
Copy link
Member

Rot127 commented Mar 22, 2025

Don't forget running it with LSAN if you haven't done already.

@wargio wargio requested a review from notxvilka March 22, 2025 16:57
@notxvilka
Copy link
Contributor

@wargio you forgot to add the binary

@wargio wargio merged commit 5cb3e45 into dev Mar 23, 2025
48 checks passed
@wargio wargio deleted the add-il-mips-r6 branch March 23, 2025 08:14
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants