It is an enhancement request. VHDL is supported, but Verilog HDL is not.
It is an enhancement request.
VHDL is supported, but Verilog HDL is not.