

512 Bit SRAM Schematic and Layout Simulation

Submitted by –

Rohit Kumar Singh

Content:

Part 1 – 512 Bit SRAM Schematic Design

- Schematics
- Symbols

Part 2 – 5 Bit SRAM Layout Design

- Layout
- Output
- Functional Verification
- DRC & LVS Checks
- SRAM Parameters Table
- Summary & Result

SRAM Schematic Design–

The One-cell SRAM is the fundamental building block of our SRAM Bank. Sizing: PUN: W = 120n, L = 90n, PDN: W = 120n, L = 45n, Access: W = 120n, L = 60n




Fig 1 : 1 SRAM Cell Schematic

Our 6T SRAM cell contains a pair of cross-coupled CMOS inverters which hold the state of the memory, it also has access transistors which help the read and write states. The pull up and the pu;; down of the CMOS inverters are sized w.r.t the logic that the pull up transistor is required to be the strongest, access should be medium sized and the pull-down transistors will be the weakest. We write into our SRAM Cell driving a 1 or 0 into the desired voltages of the nodes n0 and n1 of the 6T SRAM Cell. The reading is done when the read-enable is turned to be high and the sense amplifier sense a changes in the output of the 512 SRAM Cell.

Below is the symbol of our basic SRAM cell, we will use it to instantiate in our top-level banks design.




Fig 2: 1 SRAM Cell Symbol

The 8 individual SRAM cells are placed in parallel in multiple rows to form one column. We will create multiple columns and instantiate those columns 16 times to form a bank. The vector file of this design helps in reading and writing of data, in the vector file, we always set the pre-charging circuit to one when we are writing and the reading. So, you will see that whenever write enable and read enable is on we have the PRE charge pin set to high, whenever it's not set, we have the PRE charge circuit set to low.




Fig 3: 1 SRAM Data Path with PRE-Charge



1_SramCell.vec




Fig 3: 1 SRAM Column with Pre-Charge and READ/WRITE Muxes. Pre Charge Sizing: Wpmos= 1.125u, L= 45n. Read Mux Sizing: Wpmos= 450n, L=45n. Write Mux Sizing: Wnmos= 675n, L=45n.




Fig 4: 1 SRAM Column Symbol

We instantiate the above symbol 16 times to form an SRAM Bank.




Fig 5: 1 SRAM BANK (16 SRAM Columns)

The instantiated symbols are combined and we create the symbol of the 1 BANK.




Fig 6: 1 SRAM BANK




Fig 7: Library D-Flip Flop: DFFHQRX1




Fig 8: Symbol D-Flip Flop




Fig 9: D-Flip Flop Layout




Fig 9: 512 SRAM consisting of 4 Banks




Fig 10: Magnified Sense Amplifier




Fig 11: Magnified Write Circuitry







Fig 12: Column Decoder: 4 AND Gates (INV PMOS W=185n/L=45n NMOS W=120/L=45n) (NAND PMOS W=1.08u/L=45n NMOS W=270n/L=45n)



Fig 13: Symbol Column Decoder




Column Decoder Layout



Logical Effort Calculations:

Sizing w.r.t NAND2. ($M_n/M_p=2$)



To make our calculations easy
let's make. ($C_d = C_g$)

\therefore Since the decoder uses Pre-decoding hence
(Branching factor = 2) for 1st stage. Also since we
have two stages so ($N=2$) NAND2 and NOR3.

Let's find Logical Effort & parasitic Effort of
NAND2 and NOR3.

$$C_{in} = 4C_g$$
$$C_p = 6C_d$$
$$\therefore \text{Logical Effort} = \frac{4C_g}{4C_g} = 1$$
$$\text{parasitic Effort} = \frac{6C_d}{4C_g} = 3/2.$$

(Sized w.r.t $M_n/M_p=2$) Branching = 2

$$C_{in} = 7C_g$$
$$C_p = 9C_d$$
$$\therefore \text{Logical Effort} = \frac{7C_g}{4C_g} = 7/4$$
$$\text{parasitic Effort} = \frac{9C_d}{4C_g} = 9/4$$

(Sized w.r.t $M_n/M_p=2$)

Scanned with
CamScanner
going to further gain.

Branching = 2 As the input is

$$N = 6 = \frac{4}{4} \times \frac{7}{4} = 7/4$$

$$B = 128 = 2 \times 2 = 4$$

$$H = 128C_g / 4C_g$$

Column Decoder picks one bank at a time so

1 Bank $\approx 128 C_g$. (input of NAND2 = $4 C_g$)

$$\text{Delay} = N (P_{CH})^{1/N} + P.$$

$$F = GBH = \frac{7}{4} \times 4 \times \frac{128 C_g}{4 C_g}$$

$$\text{Now } F = 22\frac{1}{4}$$

$$f = \sqrt[N]{F}$$
$$= \sqrt[7]{22\frac{1}{4}}$$

$$= 14.96 \text{ ns.}$$

$$\text{Now path Delay} \Rightarrow P = P_1 + P_2 = \frac{3}{2} \times \frac{9}{4} = 15 = 3.75$$

$$\text{Delay} = (N \times f + P)$$
$$= (7 \times 14.96 + 3.75)$$
$$= 33.67 \text{ ns.}$$

The enable signal is installed in the row decoder




Fig 14: 3X8 Row Decoder (NOR PMOS W=1.08u/L=45n NMOS W=270/L=45n) (NAND PMOS W=1.08u/L=45n NMOS W=270n/L=45n)






Fig 15: Symbol of 3X8 Row Decoder



Write Circuitry performs the writing of the data in the SRAM, during the writing process one of the access transistors are on and we transfer the values from the bit and bit bar lines to the voltage nodes of our 6T SRAM cell. In our vector file it's clear that we have provided PRE charge signal when the write enable signal is set. We have taken the bit and Bit bar lines as input and output as those act both as input and output, regarding the action they are executing. For example, for reading purpose the Bit and Bit bar pins act as output but for the writing purpose these bit and bit_bar lines act as inputs – driving values to the SRAM.




Fig 16: Write Circuitry Schematic Sizing: NMOS, W=2.25u, L=45n




Fig 17: Symbol Write Circuitary






Fig 18: Write Circuitry Layout



DRC Check – Write Circuitry



LVS Match – Write Circuitry

We have constructed an un-clocked Sense Amplifier, it gets activated even when there's a slight change in the output of the 512 SRAM Cell. The Sense Amplifier helps reduce the power consumption of our SRAM, as we save immense amount of power by generating a voltage output by sensing a slight change in the input voltage. As we are aware that for reading any voltages from the 6T SRAM cell, we need to have written a value in the nodes of the 6T SRAM Cell, therefore we write a value through the write circuitry before reading the output from the Sense Amplifier. In our vector file we have selected the PRE-charging circuit to be on in order to read the value.




Fig 19: Sense Amplifier Schematic Sizing: PMOS W = 900n, L=45n. NMOS W = 900n, L=45n




Fig 19: Symbol Sense Amplifier






Fig 20: Sense Amplifier Layout



SRAM Layout Design–







Fig 1 : 1- Bit Full Adder Layout



SRAM Cell DRC Check



SRAM LVS Check




Fig 2: 1 SRAM Column with Pre-Charge and READ/WRITE Muxes






Fig 2: 1 SRAM Bank Layout



SRAM 1 Bank DRC Check



SRAM 1 Bank LVS Check




Fig 3: 4 Bank 512 SRAM Bank Layout without DFF




Fig 4: 4 Bank 512 SRAM Bank Layout without DFF




Fig 5: 4 Bank 512 SRAM Bank Layout with DFF

Functional Verification:

```

1 radix 1 1 1 1 4 4 4 4 4 4 4 3 2 3 2
2 io i i i i i i i i i i i i i i
3 vname write_en D_en read_en PRE in<[15:12]> in<[11:8]> in<[7:4]> in<[3:0]> ~in<[15:12]> ~in<[11:8]> ~in<[7:4]> ~in<[3:0]> A<[4:2]> A<[1:0]>
4 tunit ns
5 slope 0.005
6 vih 1.0
7 vil 0.0
8 trise 0.005
9 tfall 0.005
10
11 0 0 0 1 0 0 0 0 0 0 F F F F 0 0 7 3 ;precharge. Active low.
12 4 1 0 0 1 9 8 4 C 6 7 B 3 2 2 5 1 ;write for 1.
13 8 0 0 1 0 0 0 0 0 F F F F 0 0 7 3
14 12 1 0 0 1 2 1 1 B E E 4 5 2 2 1 ;write 2
15 16 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 3
16 20 1 0 0 1 4 C 3 6 B 3 C 9 2 2 5 1 ;write 4
17 24 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 5
18 28 1 0 0 1 B 1 5 C 1 E A 3 4 3 3 0 ;write 6
19 32 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 7
20 36 1 0 0 1 5 F 2 B A 0 D 4 7 3 0 0 ;write 8
21 40 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 9
22 44 1 0 0 1 9 0 5 4 6 F A B 5 0 2 3 ;write 10
23 48 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 11
24 52 1 0 0 1 F F 8 3 0 0 7 C 1 3 6 0 ;write 12
25 56 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 13
26 60 1 0 0 1 1 9 D 7 E 6 2 8 4 1 3 2 ;write 14
27 64 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 15
28 68 1 0 0 1 1 A 2 B E 5 D 4 6 3 1 0 ;write 16
29 72 0 0 1 0 0 0 0 0 F F F F 0 0 7 3 ;write 17
30 76 1 0 0 1 1 4 3 B E B C 4 2 3 5 0 ;read 0
31 80 0 1 0 0 0 0 0 0 F F F F 5 0 2 3 ;precharge
32 84 0 0 0 1 0 0 0 0 0 F F F F 5 0 2 3 ;precharge
33 88 0 0 1 0 0 0 0 0 0 F F F F 5 0 2 3 ;read 1
34 92 0 1 0 0 0 0 0 0 0 F F F F 5 0 2 3 ;precharge
35 96 0 0 0 1 0 0 0 0 0 F F F F 5 0 2 3 ;precharge
36 100 0 0 1 0 0 0 0 0 F F F F 5 0 2 3 ;read 2
37 104 0 1 0 0 0 0 0 0 F F F F 4 1 3 2 ;precharge
38 108 0 0 0 1 0 0 0 0 0 F F F F 4 1 3 2 ;precharge
39 112 0 0 1 0 0 0 0 0 0 F F F F 4 1 3 2 ;read 3
40 116 0 1 0 0 0 0 0 0 0 F F F F 6 3 1 0 ;precharge
41 120 0 0 0 1 0 0 0 0 0 F F F F 6 3 1 0 ;precharge
42 124 0 0 1 0 0 0 0 0 0 F F F F 6 3 1 0 ;read 4
43 128 0 1 0 0 0 0 0 0 0 F F F F 2 2 5 1 ;precharge
44 132 0 0 0 1 0 0 0 0 0 F F F F 2 2 5 1 ;precharge
45 136 0 0 1 0 0 0 0 0 F F F F 2 2 5 1 ;read 5
46 140 0 1 0 0 0 0 0 0 F F F F 4 1 3 2 ;precharge
47 144 0 0 0 1 0 0 0 0 0 F F F F 4 1 3 2 ;precharge
48 148 0 0 1 0 0 0 0 0 0 F F F F 4 1 3 2 ;read 6
49 152 0 1 0 0 0 0 0 0 0 F F F F 1 3 6 0 ;precharge
50 156 0 0 0 1 0 0 0 0 0 F F F F 1 3 6 0 ;precharge
51 160 0 0 1 0 0 0 0 0 F F F F 1 3 6 0 ;read 7
52 164 0 1 0 0 0 0 0 0 F F F F 4 1 3 2 ;precharge
53 168 0 0 0 1 0 0 0 0 0 F F F F 4 1 3 2 ;precharge
54 172 0 0 1 0 0 0 0 0 F F F F 4 1 3 2 ;read 8
55 176 0 1 0 0 0 0 0 0 F F F F 4 3 3 0 ;precharge
56 180 0 0 0 1 0 0 0 0 0 F F F F 4 3 3 0 ;precharge
57 184 0 0 1 0 0 0 0 0 F F F F 4 3 3 0 ;read 9
58 188 0 1 0 0 0 0 0 0 F F F F 2 2 5 1 ;precharge
59 192 0 0 0 1 0 0 0 0 0 F F F F 2 2 5 1 ;precharge
60 196 0 0 1 0 0 0 0 0 F F F F 2 2 5 1 ;read 10


```



4_Bank_Final_USCID.vec

According to the data provided to us in the table of our assignment, we have deciphered that for writing a 1 we need to write data 984c in address 2251 (when represented in HEX) so whenever we need to read 1 we need to call or read the data written in the address 2251. Similarly as per instruction, we need to write our last digit of our USC ID first and then in alphabetically increasing order write the consecutive digits, likewise when performing reading we read the digits or values as per the same order as our USC ID, so we create a repository or a table of data being stored in particular addresses and whenever we need to read or call the data we call the particular address, and read the data stored in that address.


So upon verifying it, I concluded that my SRAM was executing successful reading and writing and to calculate the delay in reading and writing, I used markers to note the points where the write enable was going high and marked the point where the output was changing, i.e. being high to low or vice-versa.



```
PVS 16.15-64b Reports: Done [DRC] DR...
[Report] x

          STAMP: Cumulative Time CPU =      0 (s) REAL =      0 (s)
ONE LAYER DRC: Cumulative Time CPU =      0 (s) REAL =      0 (s)
TWO LAYER DRC: Cumulative Time CPU =      0 (s) REAL =      0 (s)
NET AREA: Cumulative Time CPU =      0 (s) REAL =      0 (s)
DENSITY: Cumulative Time CPU =      0 (s) REAL =      0 (s)
MISCELLANEOUS: Cumulative Time CPU =      0 (s) REAL =      0 (s)
CONNECT: Cumulative Time CPU =      0 (s) REAL =      0 (s)
DEVICE: Cumulative Time CPU =      0 (s) REAL =      0 (s)
ERC: Cumulative Time CPU =      0 (s) REAL =      0 (s)
PATTERN_MATCH: Cumulative Time CPU =      0 (s) REAL =      0 (s)
DFM_FILL: Cumulative Time CPU =      0 (s) REAL =      0 (s)

Total CPU Time           : 2 (s)
Total Real Time         : 4 (s)
Peak Memory Used        : 118 (MB)
Total Original Geometry : 4172 (128800)
Total DRC RuleChecks   : 562
Total DRC Results       : 0 (0)
Summary can be found in file SRAM_With_DFF.sum
ASCII report details are in /home/vtberlin/00/rksingh/work_gpdk045/DRC/SRAM_With_DFF.drc_errors.ascii
ASCII report details are in all SoftShare licenses.
```



```
Peak Memory Used : 235.63(M)

LVS Summary
Total CPU Time : 1(s)
Total Real Time : 3(s)
Peak Memory Used : 235.63(M)

#####
# Run Result : MATCH
#
# Run Summary : [INFO] ERC Results: Empty
#               : [INFO] Extraction Clean
#               : [INFO] Some Sections Have Been Truncated
#
# ERC Summary File : SRAM_With_DFF.sum
# Extraction Report File : SRAM_With_DFF.rep
# Comparison Report File : SRAM_With_DFF.rep.cls
#
#####

Checking in all SoftShare licenses.

PVS Comparison Finished. Mon Mar 16 16:39:29 2020


```

Find Next Previous Highlight Matchcase Whole word

Error List Help

ReRun ReSubmit Close Report Kill

PVS 16.15-64b LVS Run St... X

ERC Results: Empty
Extraction Results: Clean
Comparison Results: Match
Do you want to start the LVS DE? Yes No

```
layout power
layout ground
Rule 'lvs_recognize_gates -all' requires both power and ground nets to operate.
These can be identified using rules 'lvs_power_name' and 'lvs_ground_name'.
Resetting rule to 'lvs_recognize_gates -simple'

Cell comparison output format:
<Comparing><Top Cell> <Layout Cell> vs <Schematic Cell>
  <Layout Instances> Insts vs <Schematic Instances> Insts  (<Time>)-<Status>

Top Cell: SRAM_With_DFF vs SRAM_With_DFF
1548 insts vs 1549 insts . . . . . (0s)-match

Generating the PVS report...
Report Init (0s)
Load common queries (0s)
Create report (0s)
Cleanup (0s)
Report end

Extraction Run Summary
Total CPU Time : 1(s)
Total Real Time : 1(s)
Peak Memory Used : 39.00(M)

LVS Run Summary
Total CPU Time : 0(s)
Total Real Time : 1(s)
Peak Memory Used : 235.63(M)

LVS Summary
Total CPU Time : 1(s)
Total Real Time : 3(s)
Peak Memory Used : 235.63(M)

#####
# Run Result : MATCH
# Run Summary : [INFO] ERC Results: Empty
#               : [INFO] Extraction Clean
#               : [INFO] Some Sections Have Been Truncated
#
# ERC Summary File : SRAM_With_DFF.sum
# Extraction Report File : SRAM_With_DFF.rep
# Comparison Report File : SRAM_With_DFF.rep.cls
#
#####

Checking in all SoftShare licenses.

PVS Comparison Finished. Mon Mar 16 16:39:29 2020
```

PVS LVS COMPARISON


Version	16.15-e010
Run Start	Mon Mar 16 16:39:20 2020
ERC Summary File	SRAM_With_DFF.sum
Extraction Report File	SRAM_With_DFF.rep
Comparison Report File	SRAM_With_DFF.rep.cls
Top Cell	SRAM_With_DFF vs SRAM_With_DFF
Run Result	MATCH
Run Summary	[INFO] ERC Results: Empty
	[INFO] Extraction Clean
	[INFO] Some Sections Have Been Truncated
Layout Design	LALS_SRAM_SRAM_With_DFF.layout
Extraction Schematic File	/home/softshare/16.15-64b/xklsing/work/gpkd045/LVS/SRAM_With_DFF.edb (edl)
Rules File	technology.rvt
Pin Swap File	SRAM_With_DFF.rsp.ope
Extraction CPU Time	0h 0m 1s - (1s)
Extraction Total Run Time	0h 0m 3s - (2s)
Extraction Peak Memory Usage	39.00MB
WWS CPU Time	0h 0m 0s - (0s)
WWS Total Run Time	0h 0m 0s - (0s)
WWS Peak Memory Usage	235.63MB
LVS CPU Time	0h 0m 1s - (1s)
LVS Total Run Time	0h 0m 3s - (3s)
LVS Total Peak Memory Usage	235.63MB

Table:


The table below highlights the SRAM parameters of the SRAM with the DFF.

Length	Width	Area
34.705um	39.79um	1381um ²
Read Timing 1 SRAM Cell	0.064ns	
Read Timing 512 SRAM	1.08ns	
Write Timing 1 SRAM Cell	0.062ns	
Write Timing 512 SRAM	Approx 0.08ns	
Area X Delay	1.08ns * 1381 um ² = 1491.48 um ² *ns	

Below is the waveform of 6T SRAM Cell, in the graphs it's evident that we are writing 1, writing 0 and then writing 1 as well as reading after every consecutive writing. So, whenever there's any writing the PRE charge is set to 11 and the write-Enable is set to high, the write delay is calculated by finding the difference in the timing of the circuit when the write enable is high and when the data is written successfully in the voltage nodes. Similarly, for reading we calculate the read delay, by calculating the point where the read enable is high and the data is successfully read in the bit and bit bar.



Write and Read Timings



Write Delay = 8.0704ns-8.008ns =0.062ns




$$\text{Read Delay} = 40.062\text{ns} - 40.007\text{ns} = 0.064\text{ns}$$

Below is the read delay of the 512 SRAM, we calculate the read delay by subtracting the time when the read enable is set to high and the time when the first Hex data is read successfully.




$$\text{Read Delay of 512 SRAM: } 5.0853\text{ns} - 4.0045\text{ns} = 1.08\text{ns}$$

Below is the waveform of the 512 SRAM Schematic and Layout. The Hexadecimal values mentioned in the below half of the waveform denote the data required to be verified for the waveform to work properly, both the schematic and the layout are providing correct values and hence the waveforms are verified to provide correct results.



Simulation of the 4 Bank with DFF – Schematic



Simulation of 4 Bank with DFF – Layout/Extracted

Result and Summary –

Hence the 512 SRAM having 4 banks are reading and writing successfully, having writing delay as 0.062ns for 1 SRAM cell and reading delay and writing delay as approximately 1ns. All the sizing parameters of the individual cells and blocks are determined as per the instructions provided in the pdf of this assignment.