


# Code Generation Part I

## Chapter 9

COP5621 Compiler Construction  
Copyright Robert van Engelen, Florida State University, 2005

## Position of a Code Generator in the Compiler Model



## Code Generation

- Code produced by compiler must be correct
  - Source to target program transformation is *semantics preserving*
- Code produced by compiler should be of high quality
  - Effective use of target machine resources
  - Heuristic techniques can generate good but suboptimal code, because generating optimal code is undecidable

## Target Program Code

- The back-end code generator of a compiler may generate different forms of code, depending on the requirements:
  - Absolute machine code (executable code)
  - Relocatable machine code (object files for linker)
  - Assembly language (facilitates debugging)
  - Byte code forms for interpreters (e.g. JVM)

## The Target Machine

- Implementing code generation requires thorough understanding of the target machine architecture and its instruction set
- Our (hypothetical) machine:
  - Byte-addressable (word = 4 bytes)
  - Has  $n$  general purpose registers **R0**, **R1**, ..., **R $n$ -1**
  - Two-address instructions of the form

*op source, destination*

## The Target Machine: Op-codes and Address Modes

- Op-codes (*op*), for example
  - MOV** (move content of *source* to *destination*)
  - ADD** (add content of *source* to *destination*)
  - SUB** (subtract content of *source* from *dest.*)
- Address modes

Mode	Form	Address	Added Cost
Absolute	<b>M</b>	<b>M</b>	1
Register	<b>R</b>	<b>R</b>	0
Indexed	$c(\mathbf{R})$	$c + \text{contents}(\mathbf{R})$	1
Indirect register	<b>*R</b>	$\text{contents}(\mathbf{R})$	0
Indirect indexed	<b>*c(R)</b>	$\text{contents}(c + \text{contents}(\mathbf{R}))$	1
Literal	<b>#c</b>	N/A	1

## Instruction Costs

- Machine is a simple, non-super-scalar processor with fixed instruction costs
- Realistic machines have deep pipelines, I-cache, D-cache, etc.
- Define the cost of instruction  
 $= 1 + \text{cost}(\text{source-mode}) + \text{cost}(\text{destination-mode})$

## Examples


Instruction	Operation	Cost
<b>MOV R0 ,R1</b>	Store <i>content</i> ( <b>R0</b> ) into register <b>R1</b>	1
<b>MOV R0 ,M</b>	Store <i>content</i> ( <b>R0</b> ) into memory location <b>M</b>	2
<b>MOV M ,R0</b>	Store <i>content</i> ( <b>M</b> ) into register <b>R0</b>	2
<b>MOV 4 (R0) ,M</b>	Store <i>contents</i> (4+ <i>contents</i> ( <b>R0</b> )) into <b>M</b>	3
<b>MOV *4 (R0) ,M</b>	Store <i>contents</i> ( <i>contents</i> (4+ <i>contents</i> ( <b>R0</b> ))) into <b>M</b>	3
<b>MOV #1 ,R0</b>	Store 1 into <b>R0</b>	2
<b>ADD 4 (R0) , *12 (R1)</b>	Add <i>contents</i> (4+ <i>contents</i> ( <b>R0</b> )) to <i>contents</i> (12+ <i>contents</i> ( <b>R1</b> ))	3

## Instruction Selection

- Instruction selection is important to obtain efficient code
- Suppose we translate three-address code

$x := y + z$

to: **MOV**  $y, R0$   
**ADD**  $z, R0$   
**MOV**  $R0, x$

$a := a + 1$   **MOV**  $a, R0$   
**ADD**  $\#1, R0$   
**MOV**  $R0, a$   
 Cost = 6

Better



**ADD**  $\#1, a$   
 Cost = 3

Better



**INC**  $a$   
 Cost = 2

## Instruction Selection: Utilizing Addressing Modes

- Suppose we translate  $a := b + c$  into
 

```
MOV b, R0
ADD c, R0
MOV R0, a
```
- Assuming addresses of  $a$ ,  $b$ , and  $c$  are stored in  $R0$ ,  $R1$ , and  $R2$ 

```
MOV *R1, *R0
ADD *R2, *R0
```
- Assuming  $R1$  and  $R2$  contain values of  $b$  and  $c$ 

```
ADD R2, R1
MOV R1, a
```

## Need for Global Machine-Specific Code Optimizations

- Suppose we translate three-address code

$x := y + z$

```
to: MOV y, R0
     ADD z, R0
     MOV R0, x
```


- Then, we translate

$a := b + c$

$d := a + e$

```
to: MOV a, R0
     ADD b, R0
     MOV R0, a
     MOV a, R0
     ADD e, R0
     MOV R0, d
```

Redundant



## Register Allocation and Assignment

- Efficient utilization of the limited set of registers is important to generate good code
- Registers are assigned by
  - *Register allocation* to select the set of variables that will reside in registers at a point in the code
  - *Register assignment* to pick the specific register that a variable will reside in
- Finding an optimal register assignment in general is NP-complete

## Example

```
t:=a+b
t:=t*c
t:=t/d
```

↓ { R1=t }

```
MOV a,R1
ADD b,R1
MUL c,R1
DIV d,R1
MOV R1,t
```


```
t:=a*b
t:=t+a
t:=t/d
```

↓ { R0=a, R1=t }

```
MOV a,R0
MOV R0,R1
MUL b,R1
ADD R0,R1
DIV d,R1
MOV R1,t
```

## Choice of Evaluation Order

- When instructions are independent, their evaluation order can be changed



## Generating Code for Stack Allocation of Activation Records

<b>t1 := a + b</b>	<b>100: ADD #16,SP</b>	Push frame
<b>param t1</b>	<b>108: MOV a,R0</b>	
<b>param c</b>	<b>116: ADD b,R0</b>	
<b>t2 := call foo,2</b>	<b>124: MOV R0,4(SP)</b>	Store a+b
<b>...</b>	<b>132: MOV c,8(SP)</b>	Store c
	<b>140: MOV #156,*SP</b>	Store return address
	<b>148: GOTO 500</b>	Jump to foo
<b>func foo</b>	<b>156: MOV 12(SP),R0</b>	Get return value
<b>...</b>	<b>164: SUB #16,SP</b>	Remove frame
<b>return t1</b>	<b>172: ...</b>	
	<b>500: ...</b>	
	<b>564: MOV R0,12(SP)</b>	Store return value
	<b>572: GOTO *SP</b>	Return to caller

Note: Language and machine dependent  
Here we assume C-like implementation with SP and no FP