Building a Simple CPU

VSDOpen2020




Steve Hoover

Founder, Redwood EDA Oct. 8, 2020


Agenda

- RISC-V
- Makerchip.com
- Combinational logic in TL-Verilog
- Building Your Own Simple RISC-V-Subset Core

Simple CPU Block Diagram



Implementation Plan



Lab: Setup

Github repo can be ignored.
Starting-point code should already be loaded.

- Visit:
 - github.com/stevehoover/VSDOpen2020 TLV RISC-V Tutorial
- Open starting-point code.
- Click "Save as new project" (upper right), and bookmark the new URL.
- In the remaining labs, you will:
 - complete "TBD" logic expressions
 - o fix errors in LOG (it will report "Simulation FAILED!!!" until the final lab is completed successfully)
 - examine DIAGRAM, VIZ, and WAVEFORM to ensure correct operation and debug

BTW, the logic inside the yellow "|for_viz_only" box in the DIAGRAM provides the VIZ functionality. It is not part of the hardware model and can be ignored.

Verilog/TL-Verilog Operators Reference


Try other operators until you feel comfortable.

Operation	Boolean	Bitwise
NOT	!	~
AND	&&	&
OR	II	
XOR	٨	٨

Use () to group sub-expressions.

Operation	Operator
Arithmetic	+, -, *, /
Bit Shift	<<, >>
Compare	==, !=
Bit extract	sig[max-bit : min-bit]
Concatenate	{sig1, sig2}
Replicate	{count{sig}}

Constants




For example:

$$\hat{s}_{0} = \hat{s}_{1} + 5'b_{0} = \hat{s}_{1} + 5'b_{0} = \hat{s}_{1} + 5'b_{0} = \hat{s}_{1} + \hat{s}_{2} + \hat{s}_{3} = \hat{s}_{1} + \hat{s}_{2} + \hat{s}_{3} = \hat{s}_{3} \hat$$

Binary (base 2)	<u>Decimal</u> (base 10)	<u>Hexadecimal</u> (base 16)
0: 0000 1: 0001 2: 0010	0: 00 1: 01	0: 00 1: 01
3: 0010 4: 0100	9: 09 10: 10	9: 09 10: 0A
5: 0101 6: 0110	• • •	15: OF 16: 10
		• • •

Decode

Be sure to clide the button with the videos to load the starting code.




Lab: Instruction Types Decode

In RV32I, instr[6:2] determine instruction type: I, R, S, B, J, U. For our RISC-V subset, instr[6:5] determines instruction type.

	instr[4:2] instr[6:5]	000	001	010	011	100	101	110	111
I	00	ı	ı	-	-	I	U	ı	-
R	01	S	S	-	R	R	U	R	-
R	10	R4	R4	R4	R4	R	-	-	-
В	11	В	I	-	J	I	-	-	-

```
$is_i_instr = $instr[6:5] == 2'b00;
$is_r_instr = TBD;
$is_b_instr = TBD;
```

Multiplexers



TL-Verilog: \$out = \$sel0 ? \$in0 : \$sel1 ? \$in1 : \$sel2 ? \$in2 :

\$in3 ;

(highest priority first.)


Lab: Instruction Immediate Decode

Form \$imm[31:0] based on instruction type. (R-type has no immediate.)

31 30	20 1		2 11	10	5		0] T :
	— inst[31] —		Inst[3	0:25]	inst[24:21	.] Inst[20]] I-immediate
	— inst[31] —		inst[3	0:25]	inst[11:8]	inst[7]] S-immediate
	— inst[31] —		inst[7] inst[3	0:25]	inst[11:8]	0	B-immediate
inst[31] in	nst[30:20]	inst[19:12]			— () —		U-immediate
— inst[[31] —	inst[19:12]	inst[2	20] inst[3	0:25]	inst[24:21	.] 0] J-immediate

Lab: Instruction Field Decode

Extract other instruction fields: \$rs2, \$rs1, \$funct3, \$rd, \$opcode (funct7 is not needed)




 $rs2[4:0] = \frac{1}{2}$

. . .

11


Lab: Register Validity Decode

Determine when register fields are valid: \$rs2_valid, \$rs1_valid, \$rd_valid based on \$is_x_instr.



\$rs1_valid = \$is_r_instr || \$is_i_instr || \$is_b_instr;
...

Register File Read Hookup



Lab: Instruction Decode

RV32I Base Instruction Set (except FENCE, ECALL, EBREAK):

	opcode	0110111	LUI
c.	10	0010111	AUIPC
ΤL	ınct3	1101111	JAL
	000	1100111	JALR
	000	1100011	BEQ
	001	1100011	BNE
	100	1100011	BLT
	101	1100011	BGE
	110	1100011	BLTU
	111	1100011	BGEU
	000	0000011	LB
	001	0000011	LH
	010	0000011	LW
	100	0000011	LBU
	101	0000011	LHU
,	000	0100011	SB
	001	0100011	SH
	010	0100011	SW
	000	0010011	ADDI
	010	0010011	SLTI


funct	3 opc	ode	
011	001	0011 S	LTIU
100	001	0011 X	ORI
110			RI
111	001	0011 A	NDI
001	001	0011 S	LLI
101	001	0011 S	RLI
101	001	0011 S	RAI
000	011	0011 A	DD
100000			
000			UB
000	011	0011 S	LL
	011	0011 S	
001	011	0011 S 0011 S	LL
001 010	011 011 011	0011 S 0011 S 0011 S	LL LT
001 010 011	011 011 011 011	0011 S 0011 S 0011 S 0011 X	LL LT LTU
001 010 011 100	011 011 011 011 011	0011 S 0011 S 0011 S 0011 X 0011 X	LL LT LTU OR
001 010 011 100 101	011 011 011 011 011 011	0011 S 0011 S 0011 S 0011 X 0011 S 0011 S 0011 S	LL LT LTU OR RL

Complete circled instructions.


Check VIZ and debug decode logic as necessary.

Lab: ALU


Assign the ALU \$result for ADD and ADDI. (BLT has no result; default to 0.)



Register File Write Hookup




Lab: Branch Condition



- 1. Assert \$taken_br for BLT instructions (\$is_blt) with \$src1_value < \$src2_value.
- 2. Confirm save.

Lab: Branch Target




- 1. Compute \$br_tgt_pc (PC + imm)
- 2. Check behavior in simulation. Program should now branch properly, and should sum values {1..9}. If all is working, it will report "Simulation Passed" in LOG!
- 3. Debug as needed, and save outside of Makerchip.


YOU DID IT!!!!!

You built a mini-CPU


A Simple Pipeline

Let's compute Pythagoras's Theorem in hardware.






We distribute the calculation over three cycles.




A Simple Pipeline - Timing-Abstract

RTL:




Timing-abstract:



→ Flip-flops and staged signals are implied from context.

A Simple Pipeline - TL-Verilog




TL-Verilog

```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;
    @2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
    @3
        $cc[31:0] = sqrt($cc_sq);
```

SystemVerilog vs. TL-Verilog

 $\sim 3.5 x$




TL-Verilog

```
// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq C1,
             a sq C2;
logic [31:0] b sq C1,
             b sq C2;
logic [31:0] c sq C2,
             c sq C3;
logic [31:0] c C3;
always ff @(posedge clk) a sq C2 <= a sq C1;
always ff @(posedge clk) b sq C2 <= b sq C1;
always ff @(posedge clk) c sq C3 <= c sq C2;
// Stage 1
assign a sq C1 = a C1 * a C1;
assign b sq C1 = b C1 * b C1;
// Stage 2
assign c sq C2 = a sq C2 + b sq C2;
// Stage 3
assign c C3 = sqrt(c sq C3);
```

Retiming -- Easy and Safe

```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;
    @2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
    @3
        $cc[31:0] = sqrt($cc_sq);
```

```
|calc
@0
     $aa_sq[31:0] = $aa * $aa;
@1
     $bb_sq[31:0] = $bb * $bb;
@2
     $cc_sq[31:0] = $aa_sq + $bb_sq;
@4
     $cc[31:0] = sqrt($cc_sq);
```




Staging is a <u>physical</u> attribute. No impact to behavior.

Retiming in SystemVerilog

```
// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq CO,
             a sq C1,
             a sq C2;
logic [31:0] b sq C1,
             b sq C2;
logic [31:0] c sq C2,
             c sq C3,
             c sq C4;
logic [31:0] c C3;
always ff @(posedge clk) a sq C2 <= a sq C1;
always ff @(posedge clk) b sq C2 <= b sq C1;
always ff @(posedge clk) c sq C3 <= c sq C2;
always ff @(posedge clk) c sq C4 <= c sq C3;
// Stage 1
assign a sq C1 = a C1 * a C1;
assign b sq C1 = b C1 * b C1;
// Stage 2
assign c sq C2 = a sq C2 + b sq C2;
// Stage 3
assign c C3 = sqrt(c sq C3);
```

VERY BUG-PRONE!

High Frequency



Validity

/aa_CALC_00H /aa CALC 01H

/bb_CALC_00H /bb_CALC_01H

/aa_sq_CALC_01H /aa_sq_CALC_02H /cc_sq_CALC_02H /cc_sq_CALC_03H XXX.


11...

Redwood EDA

Validity provides:

- Easier debug
- Cleaner design
- Better error checking
- Automated clock gating

Clock Gating



- Motivation:
 - Clock signals are distributed to EVERY flip-flop.
 - Clocks toggle twice per cycle.
 - This consumes power.
- Clock gating avoids toggling clock signals.
- TL-Verilog can produce fine-grained gating (or enables).


Pipelining Your RISC-V Core


ChipEXPO-2021





Steve Hoover

Founder, Redwood EDA July 31, 2020










RISC-V Waterfall Diagram & Hazards




Time ->


```
P
        add a4, a3, a4
                            D
                                R
                                   Ε
                                       W
loop:
                                       E
                                D
                                   R
                                          V.
        addi a3, a3, 1
                                              W
        blt a\overline{3}, a2, loop
                                   D
                                              Ε
                                          R
                                                 W
loop: add a4,a3,a4
                                       Р
                                              R
        addi a3, a3, 1
                                          D
```

. . .


Branches




Time ->



Lab: Branches



Lab: Register File Bypass



In the ChipEXPO-2021 repo: https://github.com/stevehoover/ChipEXPO-2021 open the "part 2 starting-point code".

=> Update expressions for \$srcx_value to select:

previous \$result if it was written to RF (write enable for RF) and if previous \$rd ==
\$rsx.

38

YOU DID IT!!!!

Skills You Have Acquired

- Knowledge of RISC-V, its ecosystem and tools
- Digital logic design
- CPU microarchitecture
- TL-Verilog
- Makerchip Latest Technology!

Fundamental Skills!

