Building a RISC-V Core in Makerchip with TL-Verilog



Steve Hoover

Founder, Redwood EDA July 31, 2020


Agenda

- Digital logic design
 - Logic gates
 - Makerchip platform
 - Combinational logic
 - Sequential logic
 - Pipelined logic
 - State
- Simple RISC-V subset
- Pipelined RISC-V subset
- Complete (almost) RISC-V (RV32I)

Digital Logic

The real world is analog... complicated... imperfect.





Logic Gates

| Name | NOT | AND | OR | XOR | NAND | NOR | XNOR |
|----------------|---------------|-------------------------------|-------------------------------|-----------------------------|-------------------------------|-------------------------------|---------------------------------|
| Symbol | A — X | A | | ⇒ | | | → |
| Truth Table | A X 0 1 1 1 0 | A B X 0 0 0 0 1 0 1 0 0 1 1 1 | A B X 0 0 0 0 1 1 1 0 1 1 1 1 | A B X 0 0 0 0 1 1 1 0 1 1 0 | A B X 0 0 1 0 1 1 1 0 1 1 1 0 | A B X 0 0 1 0 1 0 1 0 0 1 1 0 | A B X 0 0 1 0 1 0 1 0 0 1 1 1 1 |


Implementing Digital Logic

Digital logic can be implemented using:


- Semiconductors/transistors
- Mechanics
- Vacuum tubes
- Fluidics
- Optics
- Quantum properties
- DNA
- etc.

This course is not specific to any particular implementation technology, though supplemental material may target ASIC or FPGA flows.

Combinational Circuit




Combinational Circuit




Adder

$$S = A + B$$



Adder







Boolean Operators

| Ор | Bool Arith | Bool Calc | Verilog | Gate |
|------|------------|-----------|-------------|-------------|
| NOT | A | ¬A | ~A (or !A) | ->- |
| AND | A•B | AΛB | A&B (or &&) | |
| OR | A+B | AVB | A B (or) | |
| XOR | A⊕B | A⊕B | A ^ B | → |
| NAND | •B | ¬(A\B) | !(A & B) | |
| NOR | A+B | ¬(AVB) | !(A B) | 1 |
| XNOR | —— A⊕B | ¬(A⊕B) | !(A ^ B) | |

Multiplexer (MUX)







Verilog:

assign f = s ? X1 : X2;

Chaining Ternary Operator






Verilog: assign f =sel[3] ? d : (sel[2] ? c : (sel[1] ? b : a);

Equivalently:


```
assign f =
   sel[3]
    ? d:
   sel[2]
    ? c:
   sel[1]
    ? b:
   //default
    a;
```

(So, highest priority first.)

Makerchip



Lab: Makerchip Platform



- 1. On desktop machine, in modern web browser (not IE), go to: <u>makerchip.com</u>
- 2. Click "Launch Makerchip IDE".

Reproduce this screenshot:

- 1. Open "Tutorials" "Validity Tutorial".
- 2. In tutorial, click

Load Pythagorean Example

- 3. Split panes and move tabs.
- 4. Zoom/pan in Diagram w/ mouse wheel and drag.
- 5. Zoom Waveform w/ "Zoom In" button.
- 6. Click \$ъъ_sq to highlight.

Lab: Combinational Logic

A) Inverter

- 1. Open "Examples" (under "Learn").
- Load "Makerchip Default Template" (under "Bare-Bones Templates").
- Make an inverter.On line 16, in place of:

type:

(Preserve 3-space indentation, no tabs)

4. Compile ("E" menu) & Explore

Note:

There was no need to declare \$out and \$in1 (unlike Verilog).

There was no need to assign \$in1. Random stimulus is provided, and a warning is produced.

B) Other logic

Make a 2-input gate.

(Boolean operators: $(\&\&, |\cdot|, ^{\wedge})$)

Lab: Vectors

\$out[4:0] creates a "vector" of 5 bits.

Arithmetic operators operate on vectors as binary numbers.


1. Try:

```
\text{$}out[4:0] = \text{$}in1[3:0] + \text{$}in2[3:0];
```


2. View Waveform.

Lab: Mux

\$out = \$sel ? \$in1 : \$in2;
creates a multiplexer.



Modify this multiplexer to operate on vectors.



Note that bit ranges can generally be assumed on the right-hand side, but with no assignments to these signals, they must be explicit.

Lab: Combinational Calculator

This circuit implements a calculator that can perform +, -, *, / on two input values. Oops! Syntax for these MUX selects was not yet introduced. Use e.g. (\$op[1:0] == 2'b00) for select 0 expression. \$op[1:0] (elicoded \$sum[31:0] select) \$diff[31:0]|0| \$val1[31:0] \$out[31:0] \$prod[31:0] \$val2[31:0] \$quot[31:0]

1. Implement this.

2. Use:

```
$val1[31:0] = $rand1[3:0];
$val2[31:0] = $rand2[3:0];
for inputs to keep values
small.
```

3. We'll return to this, so "Save as new project", bookmark, and open a new Makerchip IDE in a new tab.

Sequential Logic

Sequential logic is sequenced by a clock signal.



A D-flip-flop transitions next state to current state on a rising clock edge.




The circuit is constructed to enter a known state in response to a reset signal.

reset 0


Sequential Logic

The whole circuit can be viewed as a big state machine.



Sequential Logic - Fibonacci Series


Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...





Fibonacci Series - Reset


Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ... \$reset



```
$num[31:0] = $reset ? 1 : (>>1$num + >>2$num);
```


Lab: Counter

Design a free-running counter:




Include this code in your saved calculator sandbox for later (and confirm that it auto-saves).

Reference Example: Fibonacci Sequence (1, 1, 2, 3, 5, 8, ...)



```
\TLV
     $num[31:0] = $reset ? 1 : (>>1$num + >>2$num);
3-space indentation
(no tabs)
```

Values in Verilog



' 0: All 0s (width based on context).

' X: All DONT-CARE bits.

16' d5: 16-bit decimal 5.

5 ' b00XX1: 5-bit value with DONT-CARE bits.

1: 32-bit (signed) 1.


Our simulator configuration:

- will zero-extend or truncate when widths are mismatched (without warning)
- uses 2-state simulation (no X's)

Lab: Sequential Calculator


A real calculator remembers the last result, and uses it for the next calculation.


- 1. Return to the calculator.
- Update the calculator to perform a new calculation each cycle where \$vall[31:0] = the result of the previous calculation.
- 3. Reset \$out to zero.
- 4. Copy code and save outside of Makerchip (just to be safe).




A Simple Pipeline

Let's compute Pythagoras's Theorem in hardware.






We distribute the calculation over three cycles.




A Simple Pipeline - Timing-Abstract

RTL:




Timing-abstract:



→ Flip-flops and staged signals are implied from context.

A Simple Pipeline - TL-Verilog




TL-Verilog

```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;
    @2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
    @3
        $cc[31:0] = sqrt($cc_sq);
```

SystemVerilog vs. TL-Verilog

 $\sim 3.5 x$



TL-Verilog


```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;
        @2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
        @3
        $cc[31:0] = sqrt($cc_sq);
```

```
// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq C1,
             a sq C2;
logic [31:0] b sq C1,
             b sq C2;
logic [31:0] c sq C2,
             c sq C3;
logic [31:0] c C3;
always ff @(posedge clk) a sq C2 <= a sq C1;
always ff @(posedge clk) b sq C2 <= b sq C1;
always ff @(posedge clk) c sq C3 <= c sq C2;
// Stage 1
assign a sq C1 = a C1 * a C1;
assign b sq C1 = b C1 * b C1;
// Stage 2
assign c sq C2 = a sq C2 + b sq C2;
// Stage 3
assign c C3 = sqrt(c sq C3);
```

Retiming -- Easy and Safe

```
|calc
    @1
        $aa_sq[31:0] = $aa * $aa;
        $bb_sq[31:0] = $bb * $bb;

@2
        $cc_sq[31:0] = $aa_sq + $bb_sq;
@3
        $cc[31:0] = sqrt($cc_sq);
```




Staging is a <u>physical</u> attribute. No impact to behavior.

Retiming in SystemVerilog

```
// Calc Pipeline
logic [31:0] a C1;
logic [31:0] b C1;
logic [31:0] a sq CO,
             a sq C1,
             a sq C2;
logic [31:0] b sq C1,
             b sq C2;
logic [31:0] c sq C2,
             c sq C3,
             c sq C4;
logic [31:0] c C3;
always ff @(posedge clk) a sq C2 <= a sq C1;
always ff @(posedge clk) b sq C2 <= b sq C1;
always ff @(posedge clk) c sq C3 <= c sq C2;
always ff @(posedge clk) c sq C4 <= c sq C3;
// Stage 1
assign a sq C1 = a C1 * a C1;
assign b sq C1 = b C1 * b C1;
// Stage 2
assign c sq C2 = a sq C2 + b sq C2;
// Stage 3
assign c C3 = sqrt(c sq C3);
```

VERY BUG-PRONE!

High Frequency




Makerchip - a level deeper

(Exploration of pipelined logic within Makerchip.)

Identifiers and Types

Type of an identifier determined by symbol prefix and case/delimitation style. E.g.:



First token must start with two alpha chars. These determine delimitation style

- \$lower_case: pipe signal
- \$Came1Case: state signal (technically, this is "Pascal case")
- **\$UPPER_CASE**: keyword signal

Numbers end tokens (after alphas)


- \$base64_value: good
- \$bad_name_5: bad

Numeric identifiers

• >>1: ahead by 1

Fibonacci Series in a Pipeline


Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...



```
|fib
| @1
| $num[31:0] = *reset ? 1 : (>>1$num + >>2$num);
```

Lab: Pipeline

See if you can produce this:



which ORs together (| | |) various error conditions that can occur within a computation pipeline.

Open Solution in Makerchip


(Ctrl-Click for new tab)

Lab: Counter and Calculator in Pipeline

- 1. Put calculator and counter in stage @1 of a | calc pipeline.
- 2. Check log, diagram, and waveform.
- 3. Confirm save.

The \$reset =

*reset expression
should be moved
under the pipeline
and pipestage as
well.



What to do when you are stuck

When your stuck, and human help is not available:

- Always check the LOG, and resolve unexpected warnings/errors.
- Review previous lectures.
- Check any available supplimental material, chat forums, etc. accompanying the workshop.
- Check your understanding by comparing with the reference solution.
 (Relying too heavily on this will slow you down. Understand before moving forward.)

Lab: Calculator Template Code with VIZ


Update your calculator to use the starting-point template, using, for example, the following steps:

- 1. Find the calculator starting-point template provided with this workshop, and open it in a new Makerchip session.
- 2. Paste your calculator logic into this template as appropriate.
- 3. Compile, debug.
- 4. Uncomment the "cal_viz" macro instantiation.
- 5. Compile, debug, and explore VIZ.
- 6. Close the old session and save the new one.

Lab: 2-Cycle Calculator

At high frequency, we might need to calculate every other cycle.

- Change alignment of sout (to calculate every other cycle).
- Change counter to single-bit (to indicate every other cycle).
- 3. Connect \$valid (to clear alternate outputs).
- Retime mux to @2 (to ease timing; no functional change).
- Verify behavior in waveform.
- Save.



Validity

```
|calc
| $valid = ...;
| $valid
| @1
| $aa_sq[31:0] = $aa * $aa;
| $bb_sq[31:0] = $bb * $bb;
| @2
| $cc_sq[31:0] = $aa_sq + $bb_sq;
| @3
| $cc[31:0] = sqr |reset | St0 | xxx. | |
```

/aa CALC 01H

/bb_CALC_00H /bb_CALC_01H

/aa_sq_CALC_01H /aa_sq_CALC_02H /cc_sq_CALC_02H /cc_sq_CALC_03H XXX.


11...

Redwood EDA

Validity provides:


- Easier debug
- Cleaner design
- Better error checking
- Automated clock gating


Clock Gating



- Motivation:
 - Clock signals are distributed to EVERY flip-flop.
 - Clocks toggle twice per cycle.
 - This consumes power.
- Clock gating avoids toggling clock signals.
- TL-Verilog can produce fine-grained gating (or enables).

Total Distance (Makerchip walkthrough)






Lab: 2-Cycle Calculator with Validity

1. Use:

\$valid_or_reset = \$valid || \$reset;
as a when condition for calculation
instead of zeroing \$out.

For reference:

2. Verify behavior in waveform.




Lab: Calculator with Single-Value Memory


Calculators support "mem" and "recall", to remember and recall a value.

- 1. Extend **\$op** to 3 bits.
- 2. Add memory MUX.
- 3. Select recall value in output MUX.
- 4. Verify behavior in waveform.


Missing from this logic: it is necessary to provide a default recirculation of \$out for \$out mux. Previously there was no need for a "retain value" case, but now mem operations must retain \$out (and it doesn't hurt to retain for illegal (6, 7) op inputs as well).



Example RISC-V Block Diagram




Implementation Plan



Lab: Next PC


Reset \$pc[31:0] to 0 if <u>previous</u> instruction was a "reset instruction" (>>1\$reset), and increment by 1 instruction (32'd4 bytes) thereafter. (We'll add branch support later.)



Check PC value in simulation and confirm save. PC's after reset should be 0, 4, ...


Lab: Fetch (part 1)

Add the instruction memory containing the program (provided).



- 1. Uncomment //m4+imem(@1) compile, and observe LOG warnings.
- 2. Uncomment //m4+cpu_viz (@4) compile, and explore VIZ tab.


Lab: Fetch (part 2)



- 1. imem expects inputs:
 - a. In: \$imem rd en (read enable)

 - c. Out: **\$imem rd data[31:0]**
- Connect imem interface to read into \$instr[31:0] addressed by \$pc[M4_IMEM_INDEX_CNT+1:2] enabled every cycle after reset.
- 3. Check \$instr in simulation and confirm save.

Decode



Lab: Instruction Types Decode

instr[6:2] determine instruction type: I, R, S, B, J, U

| instr[4:2] instr[6:5] | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|--------------------------|-----|-----|-----|-----|------------|-----|-----|-----|
| 00 | I | ı | - | - | I | U | I | - |
| 01 | S | S | - | R | R | U | R | - |
| 10 | R4 | R4 | R4 | R4 | R | - | - | - |
| 11 | В | I | - | J | I (unused) | - | - | - |

Check behavior in simulation.

Lab: Instruction Immediate Decode


Form \$imm[31:0] based on instruction type.

```
31
         30
                         20 19
                                        12
                                                    10
                                              11
                                                                                0
                                                    inst[30:25]
                                                                inst[24:21]
                                                                             inst[20] I-immediate
                  -\inf[31]
                  -\inf[31]
                                                                             inst[7]
                                                    inst[30:25]
                                                                 inst[11:8]
                                                                                      S-immediate
              -\inf[31]
                                           inst[7]
                                                    inst[30:25]
                                                                 inst[11:8]
                                                                                      B-immediate
inst[31]
            inst[30:20]
                             inst[19:12]
                                                            — 0 —
                                                                                      U-immediate
      -\inf[31]
                             inst[19:12]
                                           inst[20] \mid inst[30:25] \mid inst[24:21]
                                                                                      J-immediate
```

Check behavior in simulation.

Lab: Instruction Decode

Extract other instruction fields: \$funct7, \$funct3, \$rs1, \$rs2, \$rd, \$opcode




\$rs2[4:0] = \$instr[24:20];
...

Check behavior in simulation.

Lab: RISC-V Instruction Field Decode

Let's use when conditions



```
$rs2_valid = $is_r_instr || $is_s_instr || $is_b_instr;
?$rs2_valid
    $rs2[4:0] = $instr[24:20];
...
Check behavior in simulation.
```

Lab: Instruction Decode

\$funct7 is not valid for SLLI/SRLI/SRAI, so we shouldn't be using it for these instructions. In any case, it will not actually cause any harm for this workshop.

RV32I Base Instruction Set (except CSR*, FENCE, ECALL, EBREAK):

| | opcode | 0110111 | LUI |
|--------|--|--|--|
| funct3 | | 0010111 | AUIPC |
| | | 1101111 | JAL |
| | 000 | 1100111 | IALR |
| | 000 | 1100011 | BEQ |
| ı | 001 | 1100011 | BNE |
| ı | 100 | 1100011 | BLT |
| ı | 101 | 1100011 | BGE |
| ı | 110 | 1100011 | BLTU |
| l | 111 | 1100011 | BGEU |
| | | | |
| | 000 | 0000011 | LB |
| | 000 | 0000011 0000011 | LB LH |
| | | | |
| | 001 | 0000011 | LH |
| | 001 010 | 0000011 0000011 | LH LW |
| | 001 010 100 | 0000011 0000011 0000011 | LH LW LBU |
| | 001 010 100 101 | 0000011 0000011 0000011 0000011 | LH LW LBU LHU |
| | 001 010 100 101 000 | 0000011 0000011 0000011 0000011 0100011 | LH LW LBU LHU SB |
| | 001 010 100 101 000 001 | 0000011 0000011 0000011 0000011 0100011 | LH LW LBU LHU SB SH |
| | 001 010 100 101 000 001 | 0000011 0000011 0000011 0000011 0100011 0100011 | LH LW LBU LHU SB SH SW |


| funct3 | opcode | |
|--------|--|---|
| 011 | 0010011 | SLTIU |
| 100 | 0010011 | XORI |
| 110 | 0010011 | ORI |
| 111 | 0010011 | ANDI |
| 001 | 0010011 | SLLI |
| 101 | 0010011 | SRLI |
| 101 | 0010011 | SRAI |
| 000 | 0110011 | ADD |
| 000 | 0110011 | SUB |
| 001 | 0110011 | SLL |
| 010 | 0110011 | SLT |
| 011 | 0110011 | SLTU |
| 100 | 0110011 | XOR |
| 101 | 0110011 | SRL |
| 101 | 0110011 | SRA |
| 110 | 0110011 | OR |
| 111 | 0110011 | AND |
| | 011 100 110 111 001 101 101 000 000 001 010 011 100 101 101 101 | 011 0010011 100 0010011 110 0010011 111 0010011 001 0010011 101 0010011 101 0010011 000 0110011 001 0110011 010 0110011 011 0110011 100 0110011 101 0110011 101 0110011 101 0110011 101 0110011 110 0110011 |

Complete circled instructions.

Check behavior in simulation and confirm save.

Actually, m4+viz also quiets these warnings, so not needed.


Register File Read




Lab: Register File Read

- Uncomment //m4+rf (@1,
 @1) instantiation, defining a reg. file that reads and writes at stage @1. (Dangling inputs have default values.)
- Provide proper input
 assignments to enable RF read
 (rd) of \$rs1/2 when
 \$rs1/2 valid.
- 3. Debug in simulation.

2-read, 1-write register file:




Lab: Register File Read (part 2)



Assign \$src1/2_value[31:0] to register file outputs.


Lab: ALU

Assign the ALU \$result for ADD and ADDI. (You'll fill in others later.)



```
$result[31:0] =
    $is_addi ? $src1_value + $imm :
    ...
    32'bx;
```

Register File Write



Lab: Register File Write


- Provide proper input
 assignments to enable RF
 write (wr) of \$result to \$rd
 (dest reg) when \$rd_valid for
 a valid instruction.
- 2. Debug in simulation. Should be writing and reading registers.
- 3. But wait, in RISC-V, x0 is "always-zero". Writes should be ignored. Add logic to disable write if \$rd is 0.
- 4. Save outside of Makerchip.


2-read, 1-write register file:




Arrays - What's inside?

A low-level implementation of a 1-read, 1-write, array:






Register File - Detailed



Lab: Branches




- Determine \$taken_br = ... as a ternary expression based on \$is_bxx, defaulting to 1'b0.
- 2. Confirm save.

BNE: !=
BLT: (x1 < x2) ^ (x1[31] != x2[31])
BGE: (x1 >= x2) ^ (x1[31] != x2[31])

BLTU: <
BGEU: >=

BEQ: ==

Lab: Branches



- 1. Compute \$br_tgt_pc (PC + imm)
- 2. Modify \$pc MUX expression to use the <u>previous</u> \$br_tgt_pc if the <u>previous</u> instruction was \$taken_br.
- 3. Check behavior in simulation. Program should now sum values {1..9}!
- 4. Debug as needed, and save outside of Makerchip.


Lab: Testbench

Tell Makerchip when simulation passes by monitoring the value in register x10 (containing the sum) (within @1):


```
*passed = |cpu/xreg[10]>>5$value == (1+2+3+4+5+6+7+8+9);
```

Check log for passed message.


Pipelining Your RISC-V




Waterfall Logic Diagram




Pipelining Your RISC-V




Pipelining Your RISC-V




Waterfall Logic Diagram



Pipelining Your RISC-V



RISC-V Waterfall Diagram & Hazards




Time ->


```
P
        add a4, a3, a4
                            D
                               R
                                   Ε
                                      W
loop:
                                      E
                               D
                                   R
                                          V
        addi a3, a3, 1
                                             W
        blt a\overline{3}, a2, loop
                                   D
                                             Ε
                                          R
                                                 W
loop: add a4,a3,a4
                                      Р
                                             R
        addi a3, a3, 1
                                          D
```

. . .


RISC-V Waterfall Diagram & Hazards



Waterfall Logic Diagram




Lab: 3-Cycle \$valid



- Create \$start to provide first \$valid pulse (reset last cycle, but not this cycle).
- Create \$valid: 0 during \$reset, 1 for \$start, >>3\$valid o/w. Check simulation.




Lab: 3-Cycle RISC-V



- 1. Avoid writing RF for invalid instructions.
- 2. Avoid redirecting PC for invalid (branch) instructions.

 Introduce: \$valid_taken_br = \$valid && \$taken_br; and use it in PC mux.
- 3. Update inter-instruction dependency alignments (>>3).
- 4. Debug until passing. Confirm save.


Lab: 3-Cycle RISC-V




- 1. Partition logic into pipeline stages as above. Add stages; cut-n-paste code.
- 2. For RF use m4+rf(@2, @3), implying >>2. (Since previous 2 instructions do not update RF, >>1, >>2, >>3 are functionally equivalent.)
- Debug as needed.

(You just changed most of your RTL code and added many lines!)


~1 Instruction Per Cycle (~1 IPC)



Register File Bypass




Lab: Register File Bypass




- 1. RF read uses RF as written 2 instructions ago (already correct).
- 2. Update expressions for \$srcx_value to select previous \$result if it was written to RF (write enable for RF) and if previous \$rd == \$rsx.
- 3. (Should have no effect yet)

Branches




Branches



Time ->

```
Ε
       add a4,a3,a4 P
                            R
                                  W
loop:
                         D
                            D
                               R
                                  E
                                     W
       addi a3,a3,1
                                  R
                                     <u>•</u>
       blt a3, a2, loop
                            Р
                               D
                                        W
                               Р
                                     F
                                        Е
       add a0, a4, zero
                                  D
                                            W
                                           Е
                                              W
                                     P
                                              Ε
                                           R
                                                 W
                                        D
       add a4, a3, a4
loop:
                                                 E
                                                    W
                                            D
                                              R
       addi a3, a3, 1
```

Lab: Branches



- 1. Replace @0 \$valid assignment with @3 \$valid assignment based on the non-existence of a <u>valid</u> \$taken_br's in <u>previous two</u> instrutions.
- 2. Increment PC every cycle (not every 3 cycles)
- 3. (PC redirect for branches is already 3-cycle. No change.)
- 4. Debug. Save outside of Makerchip.

Lab: Complete Instruction Decode

RV32I Base Instruction Set (except FENCE, ECALL, EBREAK):

| | opcode | 0110111 | LUI |
|--------|---|--|--|
| funct3 | | 0010111 | AUIPC |
| | | 1101111 | JAL |
| | 000 | 1100111 | IALR |
| | 000 | 1100011 | BEQ |
| ı | 001 | 1100011 | BNE |
| ı | 100 | 1100011 | BLT |
| ı | 101 | 1100011 | BGE |
| ı | 110 | 1100011 | BLTU |
| l | 111 | 1100011 | BGEU |
| | | | |
| | 000 | 0000011 | LB |
| | 000 | 0000011 0000011 | LB LH |
| | C CENTERIOR C | | |
| | 001 | 0000011 | LH |
| | 001 010 | 0000011 0000011 | LH LW |
| | 001 010 100 | 0000011 0000011 0000011 | LH LW LBU |
| | 001 010 100 101 | 0000011 0000011 0000011 0000011 | LH LW LBU LHU |
| | 001 010 100 101 000 | 0000011 0000011 0000011 0000011 0100011 | LH LW LBU LHU SB |
| ر ر | 001 010 100 101 000 001 | 0000011 0000011 0000011 0000011 0100011 | LH LW LBU LHU SB SH |
| | 001 010 100 101 000 001 010 | 0000011 0000011 0000011 0000011 0100011 0100011 | LH LW LBU LHU SB SH SW |

| [2] | funct3 | opcode | |
|-------------------------|--------|---------|-------|
| funct7[5 | 011 | 0010011 | SLTIU |
| כן | 100 | 0010011 | XORI |
| <u>_</u> | 110 | 0010011 | ORI |
| — | 111 | 0010011 | ANDI |
| O | 001 | 0010011 | SLLI |
| O | 101 | 0010011 | SRLI |
| 1 | 101 | 0010011 | SRAI |
| Ō | 000 | 0110011 | ADD |
| 1 | 000 | 0110011 | SUB |
| O | 001 | 0110011 | SLL |
| O | 010 | 0110011 | SLT |
| 0 0 0 0 | 011 | 0110011 | SLTU |
| 0 | 100 | 0110011 | XOR |
| O | 101 | 0110011 | SRL |
| 1 | 101 | 0110011 | SRA |
| O | 110 | 0110011 | OR |
| $\overline{\mathbf{O}}$ | 111 | 0110011 | AND |


 Complete remaining instrs, except loads (L*).

- 2. We'll treat all loads the same, so generate \$is_load based on opcode only.
- 3. Confirm save.

Lab: Complete ALU

```
Assign $result for other instrs
                                             ADD
                                                     $src1_value + $src2_value;
ANDI $src1_value & $imm;
                                             SUB
                                                     $src1_value - $src2_value;
ORI
       $src1_value | $imm;
                                             SLL
                                                     $src1_value << $src2_value[4:0];</pre>
XORI
       $src1_value ^ $imm;
                                             SRL
                                                     $src1_value >> $src2_value[4:0];
ADDI
       $src1_value + $imm;
                                             SLTU
                                                     $src1_value < $src2_value;</pre>
SLLI
       $src1_value << $imm[5:0];
                                             SLTIU
                                                    $src1_value < $imm;</pre>
SRLI
       $src1_value >> $imm[5:0];
                                             LUI
                                                     {$imm[31:12], 12'b0};
AND
       $src1_value & $src2_value;
                                             AUIPC
                                                    Spc + Simm:
OR
       $src1_value | $src2_value;
                                             JAL
                                                     $pc +
                                                                Need intermediate
XOR
       $src1_value ^ $src2_value;
                                             JALR
                                                     $pc + 4:
                                                                result signals for these.
SRAI
       { {32{$src1_value[31]}}, $src1_value} >> $imm[4:0];
       ($src1_value[31] == $src2_value[31]) ($sltu_rslt): {31'b0,$src1_value[31]};
SLT
SLTI
       ($src1_value[31] == $imm[31]) ? $sltiu_rslt : {31'b0, $src1_value[31]};
SRA
       { {32{$src1_value[31]}}, $src1_value} >> $src2_value[4:0];
```

Loads/Stores



LOAD (LW, LH, LB, LHU, LBU)

LOAD rd, imm(rs1)

rd <= DMem[addr]

STORE (SW, SH, SB)

STORE rs2, imm(rs1)


DMem[addr] <= rs2

where, addr <= rs1 + imm (like addi)

Half

Byte


Loads




Time ->

```
add a4,a3,a4 P
                     Ε
                D
                  R
                        W
                  D
                     R
                        E
                           W
addi a3,a3,1
                           • W
                     D
                        R
load a2,a4,offset
                     Р
                             E
add a0,a4,zero
                        D
                           R
                                W
                              R
                                E
                                   W
                           DX
ret
                           Р
                                   Ε
                                      W
                              D
                                R
add a0,a4,zero
                                      Ε
                                         W
                                D
                                   R
ret
```

Loads




Lab: Redirect Loads



- 1. Clear **\$valid** in the "shadow" of a load (like branch).
- 2. Select **\$inc_pc** from 3 instructions ago for load redirect.
- 3. Debug. Confirm save.

Lab: Load Data




- 1. For loads/stores (\$is_load/\$is_s_instr), compute same result as for addi.
- 2. Add the RF-wr-data MUX to select >>2\$1d_data and >>2\$rd as RF inputs for !


 \$valid instructions.
- 3. Enable write of \$1d_data 2 instructions after valid \$1oad.
- Confirm save.

Also provide the right register index for the write of \$ld_data.

Lab: Load Data



dmem: mini 1-R/W memory (16-entries, 32-bits wide)



- 1. Uncomment //m4+dmem(@4).
- 2. Connect interface signals above using address bits [5:2] to perform load and store (when valid).

Lab: Load/Store in Program


Modify the test program to store the final result value to address 4, then load it into x15.

```
m4_asm(SW, r0, r10, 100)
m4_asm(LW, r15, r0, 100)
```

Update passing condition to look in xreg[15].

Debug. Does the loop properly fall-through and execute store/load.


Jumps



JAL: Jump to PC + IMM (aka unconditional branch, so \$br_tgt_pc)

JALR: Jumps to SRC1 + IMM.

Lab: Jumps



- 1. Define \$is_jump (JAL or JALR), and, like \$taken_br, create invalid cycles.
- 2. Compute \$jalr_tgt_pc (SRC1 + IMM).
- 3. Select correct \$pc for JAL (>>3\$br_tgt_pc) and JALR (>>3\$jalr_tgt_pc).
- 4. Save.

53

YOU DID IT!!!!

Skills You Have Acquired

Latest

Fundamental

Skills!

- Digital logic design
- CPU microarchitecture
- Knowledge of RISC-V ISA
- TL-Verilog
- Makerchip Technology!

56

Crazy.

Hot Topic!

Next Steps

- Explore other resources available in Makerchip.
 - Learn more TL-Verilog. Tutorials, etc. for hierarchy, state, transactions
 - Learn Visual Debug
 - Learn M5 macro preprocessing
- Capture your work in GitHub.
- Share your experience on social media.
- Join community forums and follow social media feeds.