

MM70C95/MM80C95, MM70C97/MM80C97 TRI-STATE® Hex Buffers MM70C96/MM80C96, MM70C98/MM80C98 TRI-STATE Hex Inverters

General Description

These gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. The MM70C95/MM80C95 and the MM70C97/MM80C97 convert CMOS or TTL outputs to TRI-STATE outputs with no logic inversion, the MM70C96/MM80C96 and the MM70C98/MM80C98 provide the logical opposite of the input signal. The MM70C95/MM80C95 and the MM70C96/MM80C96 have common TRI-STATE controls for all six devices. The MM70C97/MM80C97 and the MM70C98/MM80C98 have two TRI-STATE controls; one for two devices and one for the other four devices. Inputs are protected from damage due to static discharge by diode clamps to $V_{\rm CC}$ and GND.

Features

■ Wide supply voltage range 3.0V to 15V
■ Guaranteed noise margin 1.0V
■ High poise imprunity 0.45 Vec (No.)


■ High noise immunity
 ■ TTL compatible
 Drive 1 TTL Load

Applications

■ Bus drivers Typical propagation delay into 150 pF load is 40 ns

Connection Diagrams (Dual-In-Line Packages)


MM70C95/MM80C95



TL/F/5907-1 **Top View**

Order Number MM70C95 or MM80C95

MM70C97/MM80C97




Top View

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Order Number MM70C97 or MM80C97


MM70C96/MM80C96



Top View

Order Number MM70C96 or MM80C96

MM70C98/MM80C98



Top View

Order Number MM70C98 or MM80C98

© 1995 National Semiconductor Corporation TL/F/5907

TL/F/5907-2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Pin

 $-0.3 \mbox{V to V}_{\mbox{CC}} + 0.3 \mbox{V}$

Operating Temperature Range MM70CXX

-55°C to +125°C -40°C to $+85^{\circ}\text{C}$ MM80CXX

Storage Temperature Range

Power Dissipation (PD) Dual-In-Line

Small Outline Power Supply Voltage (V_{CC})

Lead Temperature

(Soldering, 10 seconds)

500 mW 18V

700 mW

 -65°C to $+150^{\circ}\text{C}$

260°C

DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
смоѕ то с	MOS		,		•	
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V V _{CC} = 10V	3.5 8.0			V V
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			1.5 2.0	V V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 5V V _{CC} = 10V	4.5 9.0			V V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V$ $V_{CC} = 10V$			0.5 1.0	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current		-1.0	-0.005		μΑ
l _{OZ}	Output Current in High Impedance State	$V_{CC} = 15V, V_{O} = 15V$ $V_{CC} = 15V, V_{O} = 0V$	-1.0	0.005 0.005	1.0	μA μA
Icc	Supply Current	V _{CC} = 15V		0.01	15	μΑ
TTL INTERF	ACE					
V _{IN(1)}	Logical "1" Input Voltage	70C $V_{CC} = 4.5V$ 80C $V_{CC} = 4.75V$	V _{CC} - 1.5 V _{CC} - 1.5			V V
V _{IN(0)}	Logical "0" Input Voltage	70C $V_{CC} = 4.5V$ 80C $V_{CC} = 4.75V$			0.8 0.8	V V
V _{OUT(1)}	Logical "1" Output Voltage	70C $V_{CC} = 4.5V, I_{O} = -1.6 \text{ mA}$ 80C $V_{CC} = 4.75V, I_{O} = -1.6 \text{ mA}$	2.4 2.4			V V
V _{OUT(0)}	Logical "0" Output Voltage	70C $V_{CC} = 4.5V, I_{O} = 1.6 \text{ mA}$ 80C $V_{CC} = 4.75V, I_{O} = 1.6 \text{ mA}$			0.4 0.4	V
OUTPUT DE	RIVE (Short Circuit Current)					
ISOURCE	Output Source Current	$V_{CC} = 5V, V_{IN(1)} = 5V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-4.35			mA
ISOURCE	Output Source Current	$V_{CC} = 10V, V_{IN(1)} = 10V$ $T_A = 25^{\circ}C, V_{OUT} = 0V$	-20			mA
I _{SINK}	Output Sink Current	$V_{CC} = 5V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	4.35			mA
I _{SINK}	Output Sink Current	$V_{CC} = 10V, V_{IN(0)} = 0V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	20			mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t_{pd0}, t_{pd1}	Propagation Delay Time to a Logical "0" or Logical "1" from Data Input to Output					
	MM70C95/MM80C95. MM70C97/MM80C97	$V_{CC} = 5V$		60	100	ns
		$V_{CC} = 10V$		25	40	ns
	MM70C96/MM80C96, MM70C98/MM80C98	$V_{CC} = 5V$		70	150	ns
		V _{CC} = 10V		35	75	ns
t_{pd0}, t_{pd1}	Propagation Delay Time to a Logical "0" or Logical "1" from Data Input to Output					
	MM70C95/MM80C95, MM70C97/MM80C97	$V_{CC} = 5V, C_{L} = 150 pF$		85	160	ns
		$V_{CC} = 10V, C_L = 150 pF$		40	80	ns
	MM70C96/MM80C96, MM70C98/MM80C98	$V_{CC} = 5V, C_L = 150 \text{ pF}$		95	210	ns
		$V_{CC} = 10V, C_L = 150 pF$		45	110	ns
t _{1H} , t _{0H}	Delay from Disable Input to High Impedance State, (from Logical "1" or Logical "0")	$R_L = 10k, C_L = 5 pF$				
	MM70C95/MM80C95	$V_{CC} = 5V$		80	135	ns
	14470000 (144400000	$V_{CC} = 10V$		50	90	ns
	MM70C96/MM80C96	$V_{CC} = 5V$ $V_{CC} = 10V$		100 70	180 125	ns ns
	MM70C97/MM80C97	$V_{CC} = 10V$ $V_{CC} = 5V$		70	125	ns
	WINT COST / WINCCOST	$V_{CC} = 10V$		50	90	ns
	MM70C98/MM80C98	$V_{CC} = 5V$		90	170	ns
		$V_{CC} = 10V$		70	125	ns
t _{H1} , t _{H0}	Delay from Disable Input to Logical "1" Level (from High Impedance State)	$R_L = 10k, C_L = 50 pF$				
	MM70C95/MM80C95	$V_{CC} = 5V$		120	200	ns
		$V_{CC} = 10V$		50	90	ns
	MM70C96/MM80C96	$V_{CC} = 5V$		130	225	ns
		$V_{CC} = 10V$		60	110	ns
	MM70C97/MM80C97	$V_{CC} = 5V$		95	175	ns
	MM70C98/MM80C98	$V_{CC} = 10V$ $V_{CC} = 5V$		40 120	80 200	ns
	IMINI 1 0030/ IMINIOU030	$V_{CC} = 5V$ $V_{CC} = 10V$		50	90	ns ns
C _{IN}	Input Capacitance	Any Input (Note 2)		5.0		pF
C _{OUT}	Output Capacitance TRI-STATE	Any Output (Note 2)		11		pF
C _{PD}	Power Dissipation Capacitance	(Note 3)		60		pF
~ ٢ 0	. C. C. S. S. S. S. S. Pation Capacitano	(۲'

C_{PD} Power Dissipation Capacitance
*AC Parameters are guaranteed by DC correlated testing.

Truth Tables

MM70C95/MM80C95

Disable DIS ₁	Input DIS ₂	Input	Output
0	0	0	0
0	0	1	1
0	1	X	H-z
1	0	X	H-z
1	1	X	H-z

MM70C97/MM80C97

Disable DIS ₄	Input DIS ₂	Input	Output	
0	0	0	0	
0	0	1	1	
X	1	X	H-z*	
1	X	×	H-z**	

^{*}Output 5-6 only **Output 1-4 only X = Irrelevant

MM70C96/MM80C96


Disable DIS ₁	Input DIS ₂	Input	Output		
0	0	0	1		
0	0	1	0		
0	1	X	H-z		
1	0	X	H-z		
1	1	X	H-z		

MM70C98/MM80C98


Disable DIS ₄	Input DIS ₂	Input	Output
0	0	0	1
0	0	1	0
X	1	X	H-z* H-z**
1	X	X	H-z**

AC Test Circuits and Switching Time Waveforms CMOS to CMOS $t_{pd0},\,t_{pd1}$ TL/F/5907-13 50% TL/F/5907-14 $t_{1H}\, and\, t_{H1}$ $t_{1\text{H}} \\$ t_{H1} DISABLE DISABLE ı-tH1 OUTPUT 50% OUTPUT TL/F/5907-15 TL/F/5907-16 TL/F/5907-17 t_{0H} and t_{H0} t_{0H} t_{H0} V_{CC} **★**10 k DISABLE - 50% DISABLE 50% OUTPUT OUTPUT OUTPUT DISABLE ٥٧ V_{OL}. TL/F/5907-20 TL/F/5907-19 TL/F/5907-18 Note: Delays measured with input $t_{\text{r}},\,t_{\text{f}}\,\leq\,20\,$ ns.

Typical Performance Characteristics








P-Channel Output Drive at 25°C

Atpd PER pF OF LOAD CAPACITANCE (ns/pF)

0.50

0.25




V_{CC} - POWER SUPPLY VOLTAGE (V)

TL/F/5907-6


 Δt_{pd} /pF vs Power Supply Voltage

Schematic Diagrams

MM70C95/MM80C95 TRI-STATE




MM70C96/MM80C96 TRI-STATE



TL/F/5907-10

TL/F/5907-9

Schematic Diagrams (Continued) MM70C97/MM80C97 TRI-STATE ONE OF TWO/FOUR DEVICES ONE OF TWO TRI-STATE CONTROLS TL/F/5907-11 MM70C98/MM80C98 TRI-STATE ONE OF TWO/FOUR DEVICES ONE OF TWO TRI-STATE CONTROLS TL/F/5907-12



0.125-0.200 TYP [3.18-5.08]


0.080 [2.03] MAX BOTH ENDS

Ceramic Dual-In-Line Package (J)
Order Number MM70C95J, MM70C96J, MM70C97J, MM70C98J,
MM80C95J, MM80C96J, MM80C97J or MM80C98J
NS Package Number J16A

0.310-0.410 [7.87-10.41]

J16A (REV L)

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number MM70C95N, MM70C96N, MM70C97N, MM70C98N, MM80C95N, MM80C96N, MM80C97N or MM80C98N NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408 Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Find price and stock options from leading distributors for MM80C98N on Findchips.com:

https://findchips.com/search/MM80C98N

Find CAD models and details for this part:

https://findchips.com/detail/mm80c98n/National-Semiconductor-Corporation