SN54136, SN54LS136, SN74136, SN74LS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS


DECEMBER 1972 - REVISED MARCH 1988

1	IN	C T	'n	AI.	TΑ	ŘΙ	F
•	~ , .	~ 1			. ~		-

INP	UTS	OUTPUT
Α	8	Y
L	L	L L
L	н	н
Н	L	н
Н	Н	L


H = high level, L = low level

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (each gate)



SN54136, SN54LS136...J OR W PACKAGE SN74136...N PACKAGE SN74LS136...D OR N PACKAGE (TOP VIEW)



SN54LS136 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

positive logic

$$Y = A \oplus B = \overline{A} \cdot B + A \cdot \overline{B}$$

schematics of inputs and outputs



Resistor values shown are nominal.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard werranty. Production processing does not necessarily include testing of all parameters.



Pin numbers shown are for D, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																7 V	
Input voltage					-										5	5.5 V	
Operating free-air temperature range:	SN54136					. ,						_	-55	°C t	o 12	25°C	
	SN74136																
Storage temperature range																50°C	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54136					UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	וואוט
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧
High-level input voltage, VIH	2			2			٧
Low-level input voltage, VIL			Q.B			0.8	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			SN5413	6	;	UNIT					
PANAMETEN		TEST C	MIN	TYP‡	MAX	MIN	ТҮР‡	MAX	UNIT		
VIK	VCC = MIN,	l ₁ = -8 mA					- 1.5			- 1.5	V
loн	VCC = MIN,	V _{1H} = 2 V,	$V_{ L} = 0.8 V_{r}$	V _{OH} = 5.5 V		<u>-</u> -				0.25	mΑ
ОН	$V_{CC} = MIN,$	V _{IH} = 2 V.	$V_{\rm IL} = 0.7 \rm V$	V _{OH} = 5.5 V			0.25				IIIA
v_{OL}	V _{CC} = MIN,	$V_{1H} = 2 V_{i}$	$V_{IL} = 0.8 V$,	1 _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
<u> </u>	V _{CC} = MAX,	V _I = 5.5 V					1			1	mΑ
lн	V _{CC} = MAX,	V _I = 2.4 V					40			40	μΑ
Ι _Ι L	V _{CC} = MAX,	V _I = 0.4 V					-1.6			- 1.6	mΑ
lcc _	V _{CC} = MAX,	See Note 2				30	43		30	50	mA

 $^{^{\}dagger}$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 2: I_{CC} is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TEST CO	SMOITIONS	MIN	ТҮР	MAX	UNIT
tPLH t	A or B	Other input low	5 45 F		12	18	
tpHL	AGIB	Other input low	CL = 15 pF,		39	50	ns
tPLH.	A or B	Oshan innus binb	R _L = 400 Ω,		14	22	ns
tpHL	7 01 8	Other input high	See Note 3		42	55] '''

¹tpLH propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

tplH propagation delay time, high-to-low-level output

SN54LS136, SN74LS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			7 V
Input voltage			7 V
Operating free-air temperature range	SN54LS136		5°C
			0°C
Storage temperature range		−65°C to 150	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	12	SN54LS136					UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	Civi
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5	V
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAGAMETER	TEST CON	SI	V54LS1	36	SI	UNIT			
	PARAMETER	TEST CON	MIN	TYP#	MAX	MIN	TYP#	MAX	UNIT	
VIH	High-level input voltage			2			2			٧
٧IL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	VCC = MIN.	I _I = -18 mA	1		-1.5			-1.5	V
юн	High-level output current	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, V _{OH} = 5.5 V			100			100	μА
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
	•	VIL = VIL max	IQL = 8 mA	1				0.35	0.6	
1 ₁	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V			0.2			0.2	mΑ
ΉΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V	1		40			40	μА
IL	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V			-0.8	T		-0.8	mA
Icc	Supply current	V _{CC} = MAX,	See Note 2	1	6.1	10		6.1	10	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. ‡ All typical values are at V_{CC} = 5 V, T_{A} = 25°C.

NOTE 2: ICC is measured with one input of each gate at 4.5 V, the other inputs grounded, and the outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER¶	FROM (INPUT)	TEST CO	NDITIONS	MIN	ТҮР	MAX	UNIT
t _{PLH}	A or B	Other input low	0 - 15 5		18	30	ns
tPH L	A Of B	Other input low	CL = 15 pF,		18	30	'''
tPLH	A or B	Other input high	R _L = 2 kΩ, (See Note 3)		18	30	ns
^t PHL	70.0	Other input high	(528 14049 37		18	30	11.3

¹tpLH propagation delay time, low-to-high-level output

tell propagation delay time, high-to-low-level output NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



24-Jul-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-9231901MCA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9231901MC A SNJ54LS136J
SN54LS136J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS136J
SN54LS136J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54LS136J
SN74LS136DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS136
SN74LS136DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS136
SN74LS136DR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS136
SN74LS136N	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS136N
SN74LS136N.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS136N
SN74LS136NE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN74LS136N
SN74LS136NSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS136
SN74LS136NSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS136
SNJ54LS136J	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9231901MC A SNJ54LS136J
SNJ54LS136J.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9231901MC A SNJ54LS136J

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

PACKAGE OPTION ADDENDUM

www.ti.com 24-Jul-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS136, SN74LS136:

Catalog: SN74LS136

Military: SN54LS136

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS136DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS136NSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LS136DR	SOIC	D	14	2500	353.0	353.0	32.0	
SN74LS136NSR	SOP	NS	14	2000	353.0	353.0	32.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LS136N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS136N	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS136N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS136N.A	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS136NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74LS136NE4	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated