Skip to content

Conversation

@omeh-a
Copy link
Contributor

@omeh-a omeh-a commented Dec 4, 2024

This PR adds support for the Cheshire SoC design implemented on the Digilent Genesys2 FPGA board.

Cheshire is an implementation of the CVA6 core, similarly to Ariane (#246).

This port depends upon seL4 support in this PR.

@omeh-a omeh-a force-pushed the cheshire branch 6 times, most recently from 5cb0ff1 to 03e36d1 Compare December 4, 2024 06:05
@omeh-a omeh-a force-pushed the cheshire branch 2 times, most recently from eea1cd3 to daacb4d Compare February 3, 2025 02:42
@Ivan-Velickovic
Copy link
Collaborator

Couple minor things to fix then should be good to merge.

Signed-off-by: Matt Rossouw <matthew.rossouw@unsw.edu.au>
Signed-off-by: Ivan-Velickovic <i.velickovic@unsw.edu.au>
@Ivan-Velickovic Ivan-Velickovic merged commit cec9ed1 into seL4:main Feb 4, 2025
11 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants