🎯
Focusing
Pinned Loading
-
silicon-portfolio
silicon-portfolio PublicEnd-to-end RTL-to-GDSII portfolio featuring digital designs verified with Formal methods (SBY) and hardened using the OpenLane/Sky130 AI-driven physical design flow.
Verilog 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
