Skip to content
View sireeshaballi646's full-sized avatar

Block or report sireeshaballi646

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. wbuart32 wbuart32 Public

    Forked from ZipCPU/wbuart32

    A simple, basic, formally verified UART controller

    Verilog

  2. MIPS-pipeline-processor MIPS-pipeline-processor Public

    Forked from mhyousefi/MIPS-pipeline-processor

    A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding

    Verilog

  3. or1200 or1200 Public

    Forked from openrisc/or1200

    OpenRISC 1200 implementation

    Verilog

  4. picorv32 picorv32 Public

    Forked from YosysHQ/picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog

  5. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog

  6. opentitan opentitan Public

    Forked from lowRISC/opentitan

    OpenTitan: Open source silicon root of trust

    SystemVerilog