

超大规模集成电路基础 Fundamental of VLSI

第五章 CMOS 反相器





CMOS反相器


- 输出高电平和低电平分别为V_{DD}和GND
- 逻辑电平与器件的相对尺寸无关(无比逻辑),所以晶体管可采用最小尺寸
- 稳态时输出和V_{DD}或GND之间总存在一条具有有限电阻的 通路,好的CMOS反相器设计应该具有低输出阻抗
- CMOS反相器输入电阻极高,稳态输入电流几乎为零
 - 理论上,单个反相器可以驱动无穷多个门(或者说扇出无穷大)而仍 能够正常工作,尽管大的扇出对稳态特性没有影响,但会使瞬态响应 变差
- CMOS在稳态情况下电源线和地线没有直接通路,没有电流存在(忽略漏电流),因此该门不消耗任何静态功率




CMOS反相器









CMOS反相器










PMOS负载曲线








 $V_{in} = 2.5$







静态CMOS反相器中NMOS和PMOS管的负载曲线

 $V_{in} = 0$

 V_{out}

CMOS反相器VTC





1.5



- 开关阈值V_M=f(V_M)
- 假设电源电压足够高,器件处于速度饱和(即 $V_{DSAT} < V_{M} V_{T}$)

$$k_{n}V_{DSATn}\left(V_{M}-V_{Tn}-\frac{V_{DSATn}}{2}\right)+k_{p}V_{DSATp}\left(V_{M}-V_{DD}-V_{Tp}-\frac{V_{DSATp}}{2}\right)=0$$

求解 V_{M} 得到:

$$V_{M} = \frac{\left(V_{Tn} + \frac{V_{DSATn}}{2}\right) + r\left(V_{DD} + V_{Tp} + \frac{V_{DSATp}}{2}\right)}{1 + r} \qquad r = \frac{k_{p}V_{DSATp}}{k_{n}V_{DSATn}} = \frac{\upsilon_{satp}W_{p}}{\upsilon_{satn}W_{n}}$$


如果 V_{DD} 很大, V_{M} 计算可进一步简化为 $V_{M} = \frac{rV_{DD}}{1+r}$



• 给定开关阈值确定PMOS和NMOS器件的尺寸


$$\frac{(W/L)_{p}}{(W/L)_{n}} = \frac{k'_{n}V_{DSATn}\left(V_{M} - V_{Tn} - \frac{V_{DSATn}}{2}\right)}{-k'_{p}V_{DSATp}\left(V_{M} - V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2}\right)}$$

- 反相器阈值V_M具有特点
 - V_M对于器件比值的变化不敏感
 - 改变W_p/W_n的影响是使反相器的VTC过渡区平移







• 反相器阈值V_M调整



- 噪声容限
 - 反相器VTC线性近似





$$V_{IH} - V_{IL} = -\frac{(V_{OH} - V_{OL})}{g} = \frac{-V_{DD}}{g}$$

$$V_{IH} = V_M - rac{V_M}{g}$$
 $V_{IL} = V_M + rac{V_{DD} - V_M}{g}$ $NM_H = V_{DD} - V_{IH}$ $NM_L = V_{IL}$



- 噪声容限
 - 反相器增益g计算


$$k_{n}V_{DSATn}\left(V_{in}-V_{Tn}-\frac{V_{DSATn}}{2}\right)(1+\lambda_{n}V_{out})+k_{p}V_{DSATp}\left(V_{in}-V_{DD}-V_{Tp}-\frac{V_{DSATp}}{2}\right)(1+\lambda_{p}V_{out}-\lambda_{p}V_{DD})=0$$


$$g = \frac{dV_{out}}{dV_{in}} = -\frac{k_{n}V_{DSATn}(1 + \lambda_{n}V_{out}) + k_{p}V_{DSATp}(1 + \lambda_{p}V_{out} - \lambda_{p}V_{DD})}{\lambda_{n}k_{n}V_{DSATn}\left(V_{in} - V_{Tn} - \frac{V_{DSATn}}{2}\right) + \lambda_{p}k_{p}V_{DSATp}\left(V_{in} - V_{DD} - V_{Tp} - \frac{V_{DSATp}}{2}\right)}$$

$$g \approx -\frac{k_n V_{DSATn} + k_p V_{DSATp}}{I_D(V_M)(\lambda_n - \lambda_p)} = \frac{1 + r}{(V_M - V_{Tn} - \frac{V_{DSATn}}{2})(\lambda_n - \lambda_p)}$$



- 稳定性
 - 器件参数变化对CMOS反相器静态特性的影响
 - 温度
 - 器件工艺参数
 - 栅氧厚度
 - 沟道长L
 - ₩极宽W
 - 阈值电压VT
 - 只对阈值有较小影响







- 稳定性
 - 工作电压对CMOS反相器静态特性的影响
 - · 增益g随VDD的降低而增大
 - 然而VDD不能任意降低,会有负面作用
 - 延时增加
 - 对器件参数敏感
 - 对外部噪声敏感


$$g \approx -\frac{k_n V_{DSATn} + k_p V_{DSATp}}{I_D(V_M)(\lambda_n - \lambda_p)}$$


$$= \frac{1 + r}{(V_M - V_{Tn} - \frac{V_{DSATn}}{2})(\lambda_n - \lambda_p)}$$




• CMOS反相器寄生电容







- CMOS反相器寄生电容
 - 栅漏电容C_{gd12}
 - $\quad \quad \mathsf{C}_{\mathsf{gd12}} = \mathsf{C}_{\mathsf{gd1}} + \mathsf{C}_{\mathsf{gd2}}$
 - $\bullet \quad C_{gd1} = C_{ox} X_{dM1} W_{M1}$
 - 米勒效应



| 工作区域 | C_{GCB} | C _{ocs} | C_{GCD} | c_{oc} | C_G |
|------|------------------|---------------------------|--------------|-----------------------|---------------------------------|
| 截止区 | $C_{\alpha x}WL$ | 0 | 0 | $C_{\alpha x}WL$ | $C_{\alpha x}WL + 2C_{\alpha}W$ |
| 电阻区 | 0 | $C_{ox}WL/2$ | $C_{ox}WL/2$ | $C_{ax}WL$ | $C_{\alpha x}WL + 2C_{\alpha}W$ |
| 饱和区。 | 0 | $(2/3)C_{\alpha\alpha}WL$ | 0 | $(2/3)C_{\alpha x}WL$ | $(2/3) C_{ax} WL + 2C_{a} W$ |




- CMOS反相器寄生电容
 - 扩散电容C_{db1}和C_{db2}
 - 扩散电容是高度非线性的,通常对其线性化处理

$$C_{eq} = K_{eq} C_{j0}$$

$$K_{eq} = \frac{-\phi_0^m}{(V_{high} - V_{low})(1-m)} \Big[(\phi_0 - V_{high})^{1-m} - (\phi_0 - V_{low})^{1-m} \Big]$$

| | C_{ox} (fF/ μ m ²) | C_O (fF/ μ m) | $C_{j_{\theta}}$ (fF/ μ m ²) | m_j | φ _b (V) | C_{jsw} (fF/ μ m) | m_{jsw} | φ _{bsw} (V) |
|------|--------------------------------------|---------------------|--|-------|-----------------------|-------------------------|-----------|-------------------------|
| NMOS | 6 | 0.31 | 2 | 0.5 | 0.9 | 0.28 | 0.44 | 0.9 |
| PMOS | 6 | 0.27 | 1.9 | 0.48 | 0.9 | 0.22 | 0.32 | 0.9 |




- CMOS反相器寄生电容
 - 连线电容C_w
 - 与连线的长度和宽度及扇出的数目有关
 - 扇出的栅电容 C_{g3} 和 C_{g4}
 - 由负载门M₃和M₄的栅电容构成

$$\begin{split} C_{fan-out} &= C_{gate}(NMOS) + C_{gate}(PMOS) \\ &= (C_{GSOn} + C_{GDOn} + W_n L_n C_{ox}) + (C_{GSOp} + C_{GDOp} + W_p L_p C_{ox}) \end{split}$$

- 表达式简化
 - 假设栅电容的所有部分都连在V_{out}和GND(或V_{DD})之间, 并且忽略了栅漏电容上的米勒效应
 - 近似认为所连接的门的沟道电容在关注时间内保持不变为WLC_{ox}

• CMOS反相器寄生电容



| Capacitor | Expression | Value (fF) (H→L) | Value (fF) (L→H) |
|-----------|--|------------------|------------------|
| C_{gd1} | 2 CGD0 _n W _n | 0.23 | 0.23 |
| C_{gd2} | 2 CGD0 _p W _p | 0.61 | 0.61 |
| C_{db1} | $K_{eqn} AD_n CJ + K_{eqswn} PD_n CJSW$ | 0.66 | 0.90 |
| C_{db2} | $K_{eqp} AD_p CJ + K_{eqswp} PD_p CJSW$ | 1.5 | 1.15 |
| C_{g3} | $(CGD0_n + CGSO_n) W_n + C_{ox} W_n L_n$ | 0.76 | 0.76 |
| C_{g4} | $(CGD0_p+CGSO_p)W_p+C_{ox}W_pL_p$ | 2.28 | 2.28 |
| C_w | From Extraction | 0.12 | 0.12 |
| C_L | Σ | 6.1 | 6.0 |

- 传播延时: 一阶分析
 - 传播延时t_p=RC

$$t_p = \int_{v_1}^{v_2} \frac{C_L(v)}{i(v)} dv$$


$$R_{eq} = \frac{1}{-V_{DD}/2} \int_{V_{DD}}^{V_{DD}/2} \frac{V}{I_{DSAT}(1+\lambda V)} dV \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} (1 - \frac{7}{9} \lambda V_{DD})$$

$$\sharp \Rightarrow I_{DSAT} = k' \frac{W}{L} \left((V_{DD} - V_T) V_{DSAT} - \frac{V_{DSAT}^{2}}{2} \right)$$

$$t_{pHL} = \ln(2) R_{eqn} C_{L} = 0.69 R_{eqn} C_{L}$$


$$t_{pLH} = \ln(2) R_{eqp} C_{L} = 0.69 R_{eqp} C_{L}$$

$$t_{p} = \frac{t_{pHL} + t_{pLH}}{2} = 0.69 C_{L} \left(\frac{R_{eqn} + R_{eqp}}{2} \right)$$



$$V_{in} = V_{DD}$$
 $V_{in} = 0$

• 传播延时: 一阶分析









- 减少CMOS门传播延时的设计技术
 - 減少C
 - 使门本身的内部扩散电容、互连线电容和扇出电容减少
 - 增加晶体管的W/L比
 - 减少电阻负载,但反过来会增加电容,称为自载效应
 - 较宽的晶体管具有较大的栅电容,增加了驱动门的扇出 系数
 - 提高V_{DD}
 - 增加功耗
 - 降低可靠性






- 减少CMOS门传播延时的设计技术
 - 电源电压 V_{DD} 对延时的影响 忽略沟道调制系数 $\lambda t_{pHL} = 0.69 \frac{3}{4} \frac{C_L V_{DD}}{I_{DSATn}} = 0.52 \frac{C_L V_{DD}}{(W/L)_n k_n' V_{DSATn} (V_{DD} V_{Tn} V_{DSATn}/2)}$



如果
$$V_{DD} >> V_{Tn} - V_{DSATn} / 2$$

$$t_{pHL} = 0.52 \frac{C_L}{(W/L)_n k_n' V_{DSATn}}$$



- 从设计角度考虑延时
 - NMOS与PMOS比

$$C_{L} = (C_{dp1} + C_{dn1}) + (C_{gp2} + C_{gn2}) + C_{W}$$

$$\beta = (W/L)_{p} / (W/L)_{n} \quad \frac{C_{dp1} \approx \beta C_{dn1}}{C_{gp2} \approx \beta C_{gn2}} \qquad C_{L} = (1+\beta)(C_{dn1} + C_{gn2}) + C_{W}$$


$$t_{p} = \frac{0.69}{2} \Big((1+\beta)(C_{dn1} + C_{gn2}) + C_{W} \Big) \Big(R_{eqn} + \frac{R_{eqp}}{\beta} \Big) \qquad r = \frac{R_{eqp}}{R_{eqn}}$$


$$= 0.345 \Big((1+\beta)(C_{dn1} + C_{gn2}) + C_{W} \Big) R_{eqn} \Big(1 + \frac{r}{\beta} \Big)$$

$$\frac{\partial t_{p}}{\partial \beta} = 0.345 R_{eqn} \Big[\Big(C_{dn1} + C_{gn2} \Big) \Big(1 + \frac{r}{\beta} \Big) - \Big((1+\beta)(C_{dn1} + C_{gn2}) + C_{W} \Big) \frac{r}{\beta^{2}} \Big] = 0$$

$$(\beta^{2} + r\beta) = \Big((1+\beta) + \frac{C_{W}}{(C_{dn1} + C_{gn2})} \Big) r$$

$$\beta^{2} = r \Big(1 + \frac{C_{W}}{(C_{dn1} + C_{gn2})} \Big) \qquad \beta_{opt} = \sqrt{r \Big(1 + \frac{C_{W}}{(C_{dn1} + C_{gn2})} \Big)}$$





$$\beta = W_p / W_n$$

$$\beta_{opt} = \sqrt{r \left(1 + \frac{C_w}{(C_{dn1} + C_{gn2})} \right)}$$

• 考虑性能时反向器尺寸的确定


- 负载电容可以分为本征和外部电容两部分
 - 本征电容Cint: 扩散电容和栅漏覆盖电容
 - 外部电容Cext: 扇出和导线电容

$$\begin{split} C_{L} &= C_{\text{int}} + C_{\text{ext}} \\ t_{p} &= 0.69 \, \text{R}_{\text{e}q} \, (C_{\text{int}} + C_{\text{ext}}) \\ &= 0.69 \, \text{R}_{\text{e}q} \, C_{\text{int}} \, (1 + C_{\text{ext}} \, / \, C_{\text{int}}) = t_{p0} \, (1 + C_{\text{ext}} \, / \, C_{\text{int}}) \end{split}$$


引入尺寸系数S
$$C_{int} = SC_{iref}$$
 $R_{eq} = R_{ref} / S$
$$t_p = 0.69(R_{ref} / S)(SC_{iref})(1 + C_{ext} / SC_{iref})$$
$$= 0.69 R_{ref} C_{iref} (1 + C_{ext} / SC_{iref}) = t_{p0} (1 + C_{ext} / SC_{iref})$$

- 从上式可以得出两个重要的结论
 - 反相器的本征延时t_{p0}与门的尺寸无关
 - 使S无穷大可使性能最大可能的得到改善






- 反相器链的尺寸优化
 - 反相器的输入电容 C_g 与本征输出电容之间的关系



$$t_{p,j} = t_{p0} \left(1 + \frac{C_{g,j+1}}{\gamma C_{g,j}} \right) = t_{p0} \left(1 + \frac{f_j}{\gamma} \right)$$


• 反相器链的尺寸优化




求 t_p 关于 $C_{g,j}$ 的导数可得最小延时的约束条件 $C_{g,j+1}/C_{g,j}=C_{g,j}/C_{g,j-1}$ 其中(j=2...N)

$$C_{g,j} = \sqrt{C_{g,j-1}C_{g,j+1}}$$

每个反相器有相同的等效扇出 $f = f_j = C_{g,j} / C_{g,j-1}$ 给定 $C_{g,1}$ 和 C_L ,可得尺寸系数 $f = \sqrt[N]{C_L / C_{g,1}}$ 因此反相器链的最小延时: $t_p = Nt_{p,0}(1 + \sqrt[N]{F} / \gamma)$







$$t_p = Nt_{p0}(1 + \sqrt[N]{F} / \gamma)$$

求tp关于级数N的导数可得最优解


$$\gamma + \sqrt[N]{F} - \frac{\sqrt[N]{F} \ln F}{N} = 0$$


$$f = e^{(1+\gamma/f)}$$

上式只有一个收敛解 $\gamma = 0$ 此时忽略自载



• 反相器链的正确级数





不同驱动器结构的t_{opt}/t_{p0}与F的关系


| | | <u>'</u> | | |
|--------|--------|----------|------|--|
| F | 无缓冲器 | 两级反相器 | 反相器链 | |
| 10 | 11 | 8.3 | 8.3 | |
| 100 | 101 | 22 | 16.5 | |
| 1000 | 1001 | 65 | 24.8 | |
| 10,000 | 10,001 | 202 | 33.1 | |





• 反相器链的正确级数

$$t_{p} = Nt_{p0}(1 + \sqrt[N]{F} / \gamma)$$






- CMOS反相器的功耗包括
 - 动态功耗
 - 充放电电容
 - 短路电流
 - 静态功耗
 - 漏电电流

延时

• 动态功耗




能量/翻转 $C_LV_{DD}^2$

功率=能量/翻转×频率= $C_L V_{DD}^2 f_{0\rightarrow 1}$

- 从上式可以看出
 - 动态(翻转)的能量和功耗与驱动器件的电阻无关
 - 为减少功耗需要减少 C_L , V_{DD} , $f_{0\rightarrow 1}$



• 为减少能耗的尺寸优化 $\frac{1}{1}c_{g1}$ 1



$$t_{p} = t_{p0} \left(\left(1 + \frac{f}{\gamma} \right) + \left(1 + \frac{F}{f \gamma} \right) \right)$$

$$t_{pHL} = 0.69 \frac{3}{4} \frac{C_L V_{DD}}{I_{DSATn}} = 0.52 \frac{C_L V_{DD}}{(W/L)_n k'_n V_{DSATn} (V_{DD} - V_{Tn} - V_{DSATn}/2)}$$


$$t_{p0} \sim \frac{V_{DD}}{V_{DD} - V_{T} - V_{DSAT}/2}$$

$$C_L = Cg1 + (\gamma Cg1 + fCg1) + (f\gamma Cg1 + FCg1) = Cg1((1+\gamma)(1+f) + F)$$

$$E = V_{DD}^2 Cg1((1+\gamma)(1+f)+F)$$



• 为减少能耗的尺寸优化




• 性能约束就是指尺寸放大电路的传播延时应当等于或小于参 考电路(**f=1**,V_{dd}=V_{ref})的延时


$$\frac{t_{p}}{t_{pref}} = \frac{t_{p0} \left(2 + f + \frac{F}{f}\right)}{t_{p0ref} \left(3 + F\right)} = \left(\frac{V_{DD}}{V_{ref}}\right) \left(\frac{V_{ref} - V_{TE}}{V_{DD} - V_{TE}}\right) \left(\frac{2 + f + \frac{F}{f}}{3 + F}\right) = 1$$


$$\frac{E}{E_{ref}} = \left(\frac{V_{DD}}{V_{ref}}\right)^{2} \left(\frac{2 + 2f + F}{4 + F}\right)$$




- 为减少能耗的尺寸优化
 - 改变器件尺寸并降低电源电压是减小逻辑电路能耗的有效办法
 - 在最优值之外过多加大晶体管尺寸会消耗更多能量







- 直接通路电流引起的功耗
 - 输入信号的逐渐变化造成了开关过程中V_{DD}和GND之间在短期内 出现一条直流通路,此时NMOS和PMOS管同时导通




$$E_{dp} = V_{DD} \frac{I_{peak} t_{sc}}{2} + V_{DD} \frac{I_{peak} t_{sc}}{2} = V_{DD} I_{peak} t_{sc}$$

$$P_{dp} = V_{DD} I_{peak} t_{sc} f = C_{sc} V_{DD}^{2} f$$




- 直接通路电流引起的功耗
 - 峰值短路电流
 - 取决于器件的饱和电流,因此与器件的尺寸有关
 - 降低电源电压可以减少短路电流
 - 与输入输出的斜率比有关





- 静态功耗
 - 峰值短路电流(漏电流功耗)



$$P_{\text{stat}} = I_{\text{stat}} V_{\text{DD}}$$



- 综合考虑
 - 总功耗

$$P_{tot} = P_{dyn} + P_{dp} + P_{stat} = \left(C_L V_{DD}^2 + V_{DD} I_{peak} t_s\right) f_{0 \to 1} + V_{DD} I_{leak}$$

• 功耗-延时积或每操作的能量损耗

$$PDP = P_{av}t_{p}$$

$$PDP = C_{L}V_{DD}^{2}f_{\text{max}}t_{p} = \frac{C_{L}V_{DD}^{2}}{2}$$

• 能量-延时积

$$EDP = PDP \times t_p = P_{av}t_p^2 = \frac{C_L V_{DD}^2}{2}t_p$$