Skip to content

Commit 254a645

Browse files
committed
AMDGPU: Fix typo
llvm-svn: 274034
1 parent 3d84650 commit 254a645

File tree

1 file changed

+6
-7
lines changed

1 file changed

+6
-7
lines changed

llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp

Lines changed: 6 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -535,15 +535,14 @@ void GCNPassConfig::addPreSched2() {
535535
}
536536

537537
void GCNPassConfig::addPreEmitPass() {
538-
539538
// The hazard recognizer that runs as part of the post-ra scheduler does not
540-
// gaurantee to be able handle all hazards correctly. This is because
541-
// if there are multiple scheduling regions in a basic block, the regions
542-
// are scheduled bottom up, so when we begin to schedule a region we don't
543-
// know what instructions were emitted directly before it.
539+
// guarantee to be able handle all hazards correctly. This is because if there
540+
// are multiple scheduling regions in a basic block, the regions are scheduled
541+
// bottom up, so when we begin to schedule a region we don't know what
542+
// instructions were emitted directly before it.
544543
//
545-
// Here we add a stand-alone hazard recognizer pass which can handle all cases.
546-
// hazard recognizer pass.
544+
// Here we add a stand-alone hazard recognizer pass which can handle all
545+
// cases.
547546
addPass(&PostRAHazardRecognizerID);
548547

549548
addPass(createSIInsertWaitsPass());

0 commit comments

Comments
 (0)