

GKR

$$S=7$$

$$d=3$$

circuit C of size S , depth d , fan-in 2

$\tilde{w}_i \rightarrow$ MLE of w_i
✓


$w_i: \{0,1\}^{k_i} \rightarrow F$ ✓
 \tilde{w}_i ✓

$(n_{1,i}, n_{2,i}): \{0,1\}^{k_i} \rightarrow \{0,1\}^{k_{i+1}}$
take i/p label a of a gate at layer i
o/p label of gate b & c in layer $i+1$

$i=0$ $S_0=2$ layer 0
 $k_0=1$

$i=1$ $S_1=4$ layer 1
 $k_1=2$

$i=2$ $S_2=4$ layer 2
 $k_2=2$



$add_i: \{0,1\}^{k_i+2k_{i+1}} \rightarrow \{0,1\}$
 $mult_i: \{0,1\}^{k_i+2k_{i+1}} \rightarrow \{0,1\}$

\tilde{add}_i ✓
 \tilde{mult}_i ✓

$add_i(a,b,c)=1$ iff $(b,c)=(n_{1,i}(a), n_{2,i}(a))$
" " " "

✓ for each layer i , add_i , $mult_i$ depend only on the circuit C and not on the input x to C

In contrast the function w_i does depend on x
→ cause w_i maps each gate label at layer i to the value of the gate when C is evaluated on input x

Detailed description

- d iterations, one for each layer of the circuit
- each iteration i starts with P claiming a value for $\tilde{w}_i(r_i)$ for some point $r_i \in F^{k_i}$
(say $i=1 \Rightarrow S_1=4 \Rightarrow k_1=2$
 $\Rightarrow \tilde{w}_1(r_1) \quad r_1 \in F^2$)

$$S_0 = 2^{k_0}$$

$$S_0 = 2$$

$$k_0 = 1$$

$D: \{0,1\}^1 \rightarrow F$ maps label of an o/p gate to claimed value of o/p

verifier picks
 $r_0 \in F^{k_0}$, $r_0 \in F^1$


eval. $\tilde{D}(r_0)$

if $\tilde{D}(r_0) = \tilde{W}_0(r_0)$

$l=0$ $S_0=2$ layer 0
 $k_0=1$

$l=1$ $S_1=4$ layer 1
 $k_1=2$

$l=2$ $S_2=4$ layer 2
 $k_2=2$



The purpose of iteration i is to reduce the claim about the value of $\tilde{W}_i(r_i)$ to a claim about $\tilde{W}_{i+1}(r_{i+1})$ for some $r_{i+1} \in \mathbb{F}^{k_{i+1}}$, in the sense that it is safe for \mathcal{V} to assume that the first claim is true as long as the second claim is true. To accomplish this, the iteration applies the sum-check protocol to a specific polynomial derived from \tilde{W}_{i+1} , add_i , and mult_i . Our description of the protocol actually makes use of a simplification due to Thaler [Tha15].

\Rightarrow reduce claim from
 $\tilde{W}_i(r_0) \rightarrow \tilde{W}_i(r_i)$
 $r_i \in F^{k_i} \Rightarrow r_i \in F^2$

sumcheck on polynomial derived
 from \tilde{W}_{i+1} , add_i and mult_i

$$\tilde{W}_i(z) = \sum_{b,c \in \{0,1\}^{k_{i+1}}} \text{add}_i(z, b, c) (\tilde{W}_{i+1}(b) + \tilde{W}_{i+1}(c)) + \text{mult}_i(z, b, c) (\tilde{W}_{i+1}(b) \cdot \tilde{W}_{i+1}(c))$$

α

LHS and RHS agree for all $a \in \{0,1\}^{k_i}$ ✓

proof since,

$$\text{add}_i(a, b, c) = \begin{cases} 1 & \text{if } (b, c) = (i_{n_1}(a), i_{n_2}(a)) \\ 0 & \text{otherwise} \end{cases}$$

similarly for $\text{mult}_i(a, b, c) \quad \forall (b, c) \in \{0,1\}^{k_{i+1}}$

$$\begin{aligned} \Rightarrow \alpha &= \tilde{W}_{i+1}(i_{n_1}(a)) + \tilde{W}_{i+1}(i_{n_2}(a)) = w_{i+1}(i_{n_1}(a)) + w_{i+1}(i_{n_2}(a)) \\ &= w_i(a) \\ &= \tilde{W}_i(a) \end{aligned}$$

Therefore, in order to check the prover's claim about $\tilde{W}_i(r_i)$, verifier applies sum-check protocol to

$$f_{r_i}^{(i)}(b, c) = \tilde{\text{add}}_i(r_i, b, c) (\tilde{w}_{i+1}(b) + \tilde{w}_{i+1}(c)) + \tilde{\text{mult}}_i(r_i, b, c) \cdot \tilde{w}_{i+1}(b) \cdot \tilde{w}_{i+1}(c)$$

$$i=0 \Rightarrow f_{r_0}^{(0)}(b, c) = \tilde{\text{add}}_0(r_0, b, c) (\tilde{w}_1(b) + \tilde{w}_1(c)) + \tilde{\text{mult}}_0(r_0, b, c) \cdot \tilde{w}_1(b) \cdot \tilde{w}_1(c)$$

$r_0 \in F^{k_0}$ $k_0=1 \Rightarrow r_0$ can be 0 or 1 \checkmark i.e. evaluating \tilde{w}_0 at any one point

Note that *the verifier does not know the polynomial \tilde{w}_{i+1}* (as this polynomial is defined in terms of gate values at layer $i+1$ of the circuit, and unless $i+1$ is the input layer, the verifier does not have direct access to the values of these gates), and hence the verifier does not actually know the polynomial $f_{r_i}^{(i)}$ that it is applying the sum-check protocol to. Nonetheless, it is possible for the verifier to apply the sum-check protocol to $f_{r_i}^{(i)}$ because, until the final round, the sum-check protocol does not require the verifier to know anything about the polynomial other than its degree in each variable (see Remark 4.2). However, there remains the issue that \mathcal{V} can only execute the final check in the sum-check protocol if she can evaluate the polynomial $f_{r_i}^{(i)}$ at a random point. This is handled as follows.

let us denote the random point at which \mathcal{V} must evaluate $f_{r_i}^{(i)}$ by (b^*, c^*) where $b^* \in F^{k_{i+1}}$ are the first k_{i+1} entries and $c^* \in F^{k_{i+1}}$ are the last k_{i+1} entries

$i=0$
 $b^* \in F^{k_1}$
 $c^* \in F^{k_1}$

Note that b^* and c^* may have non-Boolean entries \checkmark

evaluating $f_{r_i}^{(i)}(b^*, c^*)$ requires evaluating
 $\tilde{\text{add}}_i(r_i, b^*, c^*)$, $\tilde{\text{mult}}_i(r_i, b^*, c^*)$
 $\tilde{w}_{i+1}(b^*)$, and $\tilde{w}_{i+1}(c^*)$

For many circuits, particularly those whose wiring pattern displays repeated structure, \mathcal{V} can evaluate $\tilde{\text{add}}_i(r_i, b^*, c^*)$ and $\tilde{\text{mult}}_i(r_i, b^*, c^*)$ on her own in $O(k_i + k_{i+1})$ time as well. For now, assume that \mathcal{V} can indeed perform this evaluation in $\text{poly}(k_i, k_{i+1})$ time, but this issue will be discussed further in Section 4.6.6.

\mathcal{V} cannot however evaluate $\tilde{w}_{i+1}(b^*)$ and $\tilde{w}_{i+1}(c^*)$
 \hookrightarrow instead \mathcal{V} asks \mathcal{P} to simply provide values, say, z_1 and z_2 , and uses iteration $i+1$ to verify that these values are as claimed.

\hookrightarrow Complication: the precondition for iteration $i+1$ is that \mathcal{P} claims a value for $\tilde{w}_{i+1}(r_{i+1})$ for a single point $r_{i+1} \in F^{k_{i+1}}$

(precondit^o for iter. 1
 is that \mathcal{P} claims a
 value for $\tilde{w}_1(r_1)$)

for a single pt.
 $r_i \in F^{k_i}$ ($k_i=2$)

so \mathcal{V} needs to reduce verifying both $\tilde{w}_{i+1}(b^*) = z_1$ and $\tilde{w}_{i+1}(c^*) = z_2$ to verifying $\tilde{w}_{i+1}(r_{i+1})$ at a single point $r_{i+1} \in F^{k_{i+1}}$ in the sense that it is safe for \mathcal{V} to accept the claimed values $\tilde{w}_{i+1}(b^*)$ and $\tilde{w}_{i+1}(c^*)$ as long as the value of $\tilde{w}_{i+1}(r_{i+1})$ is as claimed.


Reducing to Verification of a Single Point

let $l: F \rightarrow F^{k_{i+1}}$ be the unique line such that $l(0) = b^*$ and $l(1) = c^*$

\mathcal{P} sends a univariate polynomial q of degree at most k_{i+1} that is claimed to be

$$\tilde{w}_{i+1} \circ l \quad \left(\text{restriction of } \tilde{w}_{i+1} \text{ to the line } l \right)$$

$i=0$
 $\Rightarrow k_i=2$
 \Rightarrow at most 2



\mathcal{V} checks that $q(0) = z_1$ and $q(1) = z_2$

picks a random point $r^* \in F$
 asks \mathcal{P} to prove that $\tilde{w}_{i+1}(l(r^*)) = q(r^*)$

as long as \mathcal{V} is convinced that $\tilde{w}_{i+1}(l(r^*)) = q(r^*)$
 \hookrightarrow it's safe for \mathcal{V} to believe that q does in fact equal $\tilde{w}_{i+1} \circ l$

$$\Downarrow$$

$$\tilde{w}_{i+1}(b^*) = z_1 \ \& \ \tilde{w}_{i+1}(c^*) = z_2$$

as claimed by \mathcal{P}

↓

Iteration i gets completed; \mathcal{P} and \mathcal{V} then move on to the iteration for layer $i+1$ of the circuit, whose purpose is to verify that $\tilde{w}_{i+1}(r_{i+1})$ has the claimed value, where $r_{i+1} := \ell(r^*)$

↓

The Final Iteration. At the final iteration d , \mathcal{V} must evaluate $\tilde{W}_d(r_d)$ on her own. But the vector of gate values at layer d of \mathcal{C} is simply the input x to \mathcal{C} . By Lemma 3.8, \mathcal{V} can compute $\tilde{W}_d(r_d)$ on her own in $O(n)$ time, where recall that n is the size of the input x to \mathcal{C} .