Skip to content

Version 1.1.0

Choose a tag to compare

View all tags
@suzukiplan suzukiplan released this 27 Jul 08:54
· 342 commits to master since this release
1.1.0
01ec073
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Verified
Learn about vigilant mode.
  • enhancement: implement undocumented instructions:
    • INC IXH/IXL/IYH/IYL
    • DEC IXH/IXL/IYH/IYL
    • LD IXH/IXL/IYH/IYL, nn
    • LD A/B/C/D/E, IXH/IXL/IYH/IYL
    • LD IXH/IXL/IYH/IYL, A/B/C/D/E/IXH/IXL/IYH/IYL
    • ADD/ADC/SUB/SBC/AND/XOR/OR/CP A, IXH/IXL/IYH/IYL
    • RLC (IX+nn) with LD B/C/D/E/H/L/F/A, (IX+nn)
    • RRC/RL/RR/SLA/SRA/SLL/SRL (IX+nn) with LD B, (IX+nn)
    • RES/SET 0/1/2/3/4/5/6/7, (IX+nn) with LD B, (IX+nn)
    • SLL B/C/D/E/H/L/(HL)/A
    • IN F,(C)
  • bugfix: incorrect H status flag: OR/XOR (must reset but set)
  • bugfix: logging PC of RST is incorrect
  • refactor: make common flag setting function for rotate result
  • change-feature: remove carry log from RRC/RLC/SRA/SLA/SRL operands because not effort
Assets 2
Loading