Operation	Assembler	Action			
Move	MOV{S} Rd, <oprnd2></oprnd2>	Rd := Oprnd2 {CPSR}			
	MVN{S} Rd, <oprnd2></oprnd2>	Rd := NOT Oprnd2 {CPSR}			
Arithmetic	ADD{S} Rd, Rn, <oprnd2></oprnd2>	$Rd := Rn + Oprnd2 \{CPSR\}$			
	ADC{S} Rd, Rn, <oprnd2></oprnd2>	$Rd := Rn + Oprnd2 + Carry \{CPSR\}$			
	SUB{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn - Oprnd2 {CPSR}			
	SBC{S} Rd, Rn, <oprnd2></oprnd2>	$Rd := Rn + Oprnd2 + Carry \{CPSR\}$			
	RSB{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Oprnd2 - Rn {CPSR}			
	RSC{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Oprnd2 - Rn - NOTCarry {CPSR}			
	MUL{S} Rd, Rm, Rs	Rd := Rm * Rs {CPSR}			
	MLA{S} Rd, Rm, Rs, Rn	$Rd := Rm * Rs + Rn \{CPSR\}$			
	CLZ Rd, Rm	Rd := # leading zeros in Rm			
Logical	AND{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn AND Oprnd2 {CPSR}			
	EOR{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn EXOR Oprnd2 {CPSR}			
	ORR{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn OR Oprnd2 {CPSR}			
	TST Rn, <oprnd2></oprnd2>	Update CPSR on Rn AND Oprnd2			
	TEQ Rn, <oprnd2></oprnd2>	Update CPSR on Rn EOR Oprnd2			
	BIC{S} Rd, Rn, <oprnd2></oprnd2>	Rd := Rn AND NOT Oprnd2 {CPSR}			
	NOP	R0 := R0			
Compare	CMP Rd, <oprnd2></oprnd2>	Update CPSR on Rn - Oprnd2			
Branch	B{cond} label	R15 := label			
	BL{cond} label	R14 := return address; R15 := label			
Swap	SWP Rd, Rm	temp := Rn; Rn := Rm; Rd := temp			
Load	LDR Rd, <a_mode2></a_mode2>	Rd := address			
	LDM <a_mode4l> Rd{!}, <reglist></reglist></a_mode4l>	Load list of registers from [Rd]			
Store	STR Rd, <a_mode2></a_mode2>	[address]:= Rd			
	STM <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rd]			
SWI	SWI <immed_24></immed_24>	Software Interrupt			

Addressing Mode 2 - Data Transfer						
Pre-indexed	Immediate offset	[Rn, #+/- <immed_12>]{!}</immed_12>				
	Zero offset	[Rn]				
	Register offset	[Rn, +/-Rm]{!}				
	Scaled register offset	[Rn, +/-Rm, LSL # <immed_5>]{!}</immed_5>				
		[Rn, +/-Rm, LSR# <immed_5>]{!}</immed_5>				
		[Rn, +/-Rm, ASR # <immed_5>]{!}</immed_5>				
		[Rn, +/-Rm, ROR # <immed_5>]{!}</immed_5>				
		[Rn, +/-Rm, RRX]{!}				
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>				
	Register offset	[Rn], +/-Rm				
	Zero offset	[Rn]				
	Scaled register offset	[Rn], +/-Rm, LSL # <immed_5></immed_5>				
		[Rn], +/-Rm, LSR # <immed_5></immed_5>				
		[Rn], +/-Rm, ASR # <immed_5></immed_5>				
		[Rn], +/-Rm, ROR # <immed_5></immed_5>				
		[Rn], +/-Rm, RRX				

Key to tables						
{cond}	See Condition Field					
<oprnd2></oprnd2>	See Operand 2					
{S}	Updates CPSR if present					
<immed></immed>	Constant					
<a_mode2></a_mode2>	See Addressing Mode 2					
<a_mode4></a_mode4>	See Addressing Mode 4					
<reglist></reglist>	List of registers with commas					
{!}	Updates base register if present					

Оро	erand 2				
Immediate value	# <immed_8></immed_8>				
Logical shift left immediate	Rm, LSL # <immed_5></immed_5>				
Logical shift right immediate	Rm, LSR # <immed_5></immed_5>				
Arithmetic shift right immediate	Rm, ASR # <immed_5></immed_5>				
Rotate right immediate	Rm, ROR # <immed_5></immed_5>				
Register	[Rm]				
Rotate right extended	Rm, RRX				
Logical shift left register	Rm, LSL Rs				
Logical shift right register	Rm, LSR Rs				
Arithmetic shift right register	Rm, ASR Rs				
Rotate right register	Rm, ROR Rs				

Addressing Mode 4 - Multiple Data Transfer						
Block load		Stack pop				
IA	Increment After	FD	Full Descending			
IB	Increment Before	ED Empty Descending				
DA	Decrement After	FA Full Ascending				
DB	Decrement Before	EA Empty Ascending				
Block store		Stack push				
IA	Increment After	EA	Empty Ascending			
IB	Increment Before	FA Full Ascending				
DA	Decrement After	ED Empty Descending				
DB	Decrement Before	FD	Full Descending			

	Condition Field					
EQ	Equal					
NE	Not equal					
CS	Carry Set					
CC	Carry clear					
MI	Negative					
PL	Positive or zero					
VS	Overflow					
VC	No overflow					
HI	Unsigned higher					
LS	Unsigned lower or same					
GE	Signed greater or equal					
LT	Signed less than					
GT	Signed greater than					
LE	Signed less than or equal					
AL Always						

Dec	Bin	Hex
0	00000000	00
1	00000001	01
2	00000010	02
3	00000011	03
4	00000100	04
5	00000101	05
6	00000110	06
7	00000111	07
8	00001000	08
9	00001001	09
10	00001010	0A
11	00001011	0B
12	00001100	0C
13	00001101	0D
14	00001110	0E
15	00001111	0F

D	BIN	Н	D	BIN	Н	D	BIN	H	D	BIN	Н
0	00000000	00	4	00000100	04	8	00001000	08	12	00001100	0C
1	0000001	01	5	00000101	05	9	00001001	09	13	00001101	0D
2	00000010	02	6	00000110	06	10	00001010	0A	14	00001110	0E
3	00000011	03	7	00000111	07	11	00001011	0B	15	00001111	0F