

# FML a VM implemented in SML

Henrik Sommerland, Oskar Ahlberg, Aleksander Lunqvist

March 4, 2014

## 1 Introduction

For our project we have decided to build a virtual machine(VM) in SML. The name FML is just an arbitrary three letter name and has no meaning or interpretation. The VM is a RISC machine using a Von-Neuman architecture. It has a very minimalistic instruction set. The design of FML resembles those of older 8-bit architectures such as the MOS 6510 and the Z80 microprocessors commonly in use during the late 70s and early 80s. The FML machine has no “bus width” and works exclusively with signed integers<sup>1</sup>. The lack of a physical bus enables the VM to do things which an ordinary CPU could not achieve such as reading from two registers at the same time. Even though the CPU has very few operations (only 27) a very effective instruction set architecture makes these operations very flexible and there are roughly 600 accepted instructions.

So even though FML is a very minimalistic machine it is quite powerful.

We have also built a fully featured assembler for the FML machine.

---

<sup>1</sup>The details of the integers used are dependent on which SML implementation is used