

# FML: a VM implemented in SML

Henrik Sommerland, Oskar Ahlberg, Aleksander Lunqvist

March 5, 2014

## 1 Introduction

For our project we have decided to build a virtual machine(VM) in SML. The name FML is just an arbitrary three letter name and has no meaning or interpretation. The VM is a RISC machine using a Von-Neuman architecture. It has a very minimalistic instruction set. The design of FML resembles those of older 8-bit architectures such as the MOS 6510 and the Z80 microprocessors commonly in use during the late 70s and early 80s. The FML machine has no “bus width” and works exclusively with signed integers<sup>i</sup>. The lack of a physical bus enables the VM to do things which an ordinary CPU could not achieve such as reading from two registers at the same time. Even though the CPU has very few operations (only 27) a very effective instruction set architecture makes these operations very flexible and there are roughly 600 valid instruction codes. It is also noteworthy that FML is asynchronous and has no predefined clock frequency.<sup>ii</sup>

So even though FML is a very minimalistic machine it is quite powerful. We have also built a fully featured assembler for the FML machine.

## 2 The VM

Here is an informal description of the workings of the machine. For a more detailed description see the VM specifications in the appendix.

### 2.1 General

The FML machine is built up as a very simple von-neuman architecture. The machine consists only of a few major components. It's noteworthy that there is no instruction decoder present. This is since all of the instruction decoding and handling takes place within the software implementation of the machine. The size of the memory the machine has available is arbitrary and is defined

---

<sup>i</sup>The details of the integers used are dependent on which SML implementation is used

<sup>ii</sup>Although for debugging purposes one can use both manual stepping and a fixed update speed.

at the initialization of the machine. Below will follow a dataflow diagram of the machine, describing all of the components and how they can communicate.




Figure 1: Dataflow diagram of the FML machine

Now this image might be a little bit confusing. One should consider the two read rectangles DATA and ADDRESS as “virtual buses”. One can interpret the picture as: X can both read and write from other components and be used for addressing. Below will follow brief descriptions of the components. More indepth descriptions are given in the appendix.

#### **X and Y**

These are the two general purpose registers wich can be read, written to and used for addressing.

#### **S**

This is the general purpose stack. It can be both read and written to. Everytime some thing gets written to the stack it gets pushed onto the stack and everytime something is read from the stack the stack gets popped. The stack can not be used for addressing.

#### **A**

This is only a virtual register. It is read only and can be used for addressing. This is only used if an instructuion uses a non-register argument<sup>iii</sup>.

#### **Q<sup>1</sup> and Q<sup>2</sup>**

These are the two interupt registers. These are very special and can only be written to. They will hold the addresses to wich the machine should jump if an prepherial component makes a interupt request. More on this later.

<sup>iii</sup>A non-registry argument is a argument wich is not any of the registers, the stack, or something from the memmory. The value of A will (if used) be at the memmory cell directly folowing the one at wich the program counter is.

**PC**

This is the program counter. It keeps track on where in the memory the instructions are being read from. It also handles the jumping.

**J**

This is the jump stack. This stack is used to store the return addresses for subroutine jumps. This stack can only be manipulated by the program counter.

**ALU**

This is not really a ALU. The machine does not have a separate ALU component but this is just here to illustrate that the all of the components which can be read from can be used as arguments for arithmetic and logical operations. All of the results from the arithmetic and logical operations are always put on the stack.

**RAM**

This is the random access memory of the machine.

## 2.2 Instruction Set Architecture

The ISA of the VM is built in a special but simple fashion. Each instruction corresponds to a six digit integer.. Where each digit corresponds to specific information regarding different types of opcodes. The digits counting from right to left is:

**First** Second argument

**Second** First argument

**Third** Arithmetic operations

**Fourth** Logic operations

**Fifth** Jump operations

**Sixth** Special

This system of encoding information into each digit of the instruction makes the implementation of the instruction controller and the assembler much easier. It allows for all the operation types to be grouped into numerical ranges and it gives a lot of flexibility. Note that some of the instructions may be invalid and some might be nonsensical but the instruction controller crashes if a invalid instruction is encountered. The assembler is written in such a way that it can only generate valid instructions. So an example would be: 000401. Where the 4 tells us that it we should perform a modulo operation, the 0 says that the second argument is the **X**register and the last 1 says that the first argument is the **Y**register. Notice that the order of the last two digits is reversed in respect to the order of the arguments in the operation. This is due to a design choice made

early in the design phase. It makes the instructions code a bit more confusing to read but it makes the assembly code become far more intuitive. For a more detailed description of the ISA see the VM specifications in the appendix.

## 3 Assembler

### 3.1 General

The assembler which we have written for the FMI machine is a very basic yet powerful assembler. The assembler doesn't do much more than catch invalid opcodes and arguments. It also enables the use of both label pointers and value pointers. The main tasks of the assembler are the instruction code generation and address resolution. The syntax of the assembler is inspired by the syntax for the MOS 6510 assembly language and primarily the syntax of the Turbo Assembler for the Commodore 64. Below is a short example of an assembly program which will follow:

```
% This is a simple program which fills a part
% of the memory with 100 consecutive integers
% through relative addressing.
#start
MOV 0 x
@start_address
MOV start_address y
#loop
MOV x $y
INC x
INC y
BLE x 100
JMP loop
HLT
```

A line starting with a `#` declares a label. The address of the label will correspond to where in the code the label gets declared. A line starting with a `@` declares a value. The address of the label will be assigned independent of where in the code it appears. For a more in-depth description of how the assembly language see the Assembler part of the description.

### 3.2 Implementation

#### 3.2.1 General

The assembler works in a fairly straightforward way. The first step in the process of assembling is the lexicographical analysis in which the lines in the text

file gets tokenized. In this stage an “intermediate structure”<sup>iv</sup> gets constructed. This is an object which contains all of the labels, values and a list of the tokenized lines. The list of the tokens contains tuples of (`label`,`offset`,`token`) where the label is the last initialized label and the offset is how many addresses away from that line the current token is. All of the labels and values will not be assigned an address in this phase. It is in this phase where the opcodes and their arguments get converted into their corresponding numerical instruction code. It is also during this phase in which the syntax gets checked. If a syntax error is encountered the assembler will stop immediately. When the lexicographical analysis has been completed a check for duplicate pointer declaration is performed.

The next phase in the assembly is the address resolution phase. This is done in two phases, in the first one the labels get resolved and in the second the values get resolved. It begins by first resolving the labels. This is done by first giving the assembler a base address which is the address of the first label. As of now the first non comment line in the input file has to be a label since every line has to have a label assigned to it. Then the address resolution function continues down the intermediate structure and remembering which line it is at and what its last read label was. When it runs into a new label token it will set the new label to its current address and then continue on until it has gone through the entire intermediate structure. After the labels have been resolved the assembler starts to resolve the values. This is done in a very straightforward way. The assembler just looks at the last address of the last entry in the output of the first pass and looks at the last address, adds one to it and then just places all the values in after that address in the same order as they appeared in the file. After all the address has been resolved the assembler runs through the list of tokens and replaces every pointer token with its correct address.

After this is completed the assembler finalizes the code by converting everything into a list of integers which then gets outputted to a file. And that children is how assembly code gets turned into machine code.

the assembler runs in linear time with respect to the number of lines in the code. This is under the assumption that the number of lines are far greater than the number of values and labels in the code. This is a safe assumption for any reasonably written code.

### 3.2.2 Flow chart

Below a flow chart will follow for how the assembler assembles the assembly code.

---

<sup>iv</sup>The use of the word structure here is a bit ambiguous since it actually is a structure in sml. But in this text it will refer to an abstract structure of data.




Figure 2: Dataflow diagram of the assembler




Figure 3: Dataflow diagram of the tokenization phase




Figure 4: Dataflow diagram of the label address resolution



The i have not included a flowchart for the address resolution of the values or the finalization part since these are trivial.

### **3.2.3 Usage**

To use the assembler properly one has to know how to write assembly code and understand the detailed workings of the machine. We recomend studying both the VM spcifications and the assembler documentation in the appendix before you start to write programs for the machine.

The working of the assembler program is very straight forward. just frite your assembly code in a file called `in.asm` and run the `Assembler.sml` file in the sml interperter of your choosing and if there are no errors encountered during the assembling of the program the assembeled program will be outputed to a file named `out.fml`