

FML: a VM implemented in SML

Henrik Sommerland, Oskar Ahlberg, Aleksander Lunqvist

March 4, 2014

1 Introduction

For our project we have decided to build a virtual machine(VM) in SML. The name FML is just an arbitrary three letter name and has no meaning or interpretation. The VM is a RISC machine using a Von-Neuman architecture. It has a very minimalistic instruction set. The design of FML resembles those of older 8-bit architectures such as the MOS 6510 and the Z80 microprocessors commonly in use during the late 70s and early 80s. The FML machine has no “bus width” and works exclusively with signed integersⁱ. The lack of a physical bus enables the VM to do things which an ordinary CPU could not achieve such as reading from two registers at the same time. Even though the CPU has very few operations (only 27) a very effective instruction set architecture makes these operations very flexible and there are roughly 600 valid instruction codes. It is also noteworthy that FML is asynchronous and has no predefined clock frequency.ⁱⁱ

So even though FML is a very minimalistic machine it is quite powerful. We have also built a fully featured assembler for the FML machine.

2 The VM

Here is an informal description of the workings of the machine. For a more detailed description see the VM specifications in the appendix.

2.1 General

The FML machine is built up as a very simple von-neuman architecture. The machine consists only of a few major components. It's noteworthy that there is no instruction decoder present. This is since all of the instruction decoding and handling takes place within the software implementation of the machine. The size of the memory the machine has available is arbitrary and is defined

ⁱThe details of the integers used are dependent on which SML implementation is used

ⁱⁱAlthough for debugging purposes one can use both manual stepping and a fixed update speed.

at the initialization of the machine. Below will follow a dataflow diagram of the machine, describing all of the components and how they can communicate.




Figure 1: Dataflow diagram of the FML machine

Now this image might be a little bit confusing. One should consider the two read rectangles DATA and ADDRESS as “virtual buses”. One can interpret the picture as: X can both read and write from other components and be used for addressing. Below will follow brief descriptions of the components. More indepth descriptions are given in the appendix.

X and Y

These are the two general purpose registers wich can be read, written to and used for addressing.

S

This is the general purpose stack. It can be both read and written to. Everytime some thing gets written to the stack it gets pushed onto the stack and everytime something is read from the stack the stack gets popped. The stack can not be used for addressing.

A

This is only a virtual register. It is read only and can be used for addressing. This is only used if an instructuion uses a non-register argumentⁱⁱⁱ.

Q¹ and Q²

These are the two interupt registers. These are very special and can only be written to. They will hold the addresses to wich the machine should jump if an prepherial component makes a interupt request. More on this later.

ⁱⁱⁱA non-registry argument is a argument wich is not any of the registers, the stack, or something from the memmory. The value of A will (if used) be at the memmory cell directly folowing the one at wich the program counter is.

PC

This is the program counter. It keeps track on where in the memory the instructions are being read from. It also handles the jumping.

J

This is the jump stack. This stack is used to store the return addresses for subroutine jumps. This stack can only be manipulated by the program counter.

ALU

This is not really a ALU. The machine does not have a separate ALU component but this is just here to illustrate that the all of the components which can be read from can be used as arguments for arithmetic and logical operations. All of the results from the arithmetic and logical operations are always put on the stack.

RAM

This is the random access memory of the machine.

2.2 Instruction Set Architecture

The