Skip to content
View teaLake's full-sized avatar

Block or report teaLake

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
teaLake/README.md
  • 👋 Hi, I’m @teaLake
  • 👀 I’m interested in Computer Architecture and Design Verification
  • 🌱 I’m currently learning about OOO Processors (ERR)
  • 💞️ I’m looking to collaborate on projects relating to novel architectures and design tools
  • 😄 Pronouns: He/Him

Popular repositories Loading

  1. teaLake teaLake Public

    Config files for my GitHub profile.

  2. vortex vortex Public

    Forked from vortexgpgpu/vortex

    Verilog

  3. verilog-hackathon-education-kit-manual verilog-hackathon-education-kit-manual Public

    Forked from verilog-meetup/verilog-hackathon-education-kit-manual

    The source code and scripts for the step-by-step instructions and minimal theory (Verilog, FPGA, ASIC)

    SystemVerilog