



Administrative • Quiz2 starts • MP2 CS 323 - Operating Systems, Yuanyuan Zhou

Review Storage management Bitmap or link list Compaction Best fit, quick fit, first fit, next fit, worst fit Virtual Memory Paging Page fault CS 323 - Operating Systems, Yuanyuan Zhou





Page Fault Access a virtual page that is not mapped into any physical page A fault is triggered by hardware Page fault handler (by VM Software, a part of OS) Find if there is any free physical page available If no, evict some resident page to disk (swapping space) Allocate a free physical page Load the faulted virtual page to the prepared physical page Modify the page table

Paging Issues Page size is 2ⁿ - usually 512, 1k, 2k, 4k, or 8k - E.g. 32 bit VM address may have 2²⁰ (1MB) pages with 4k (2¹²) bytes per page Page table: - 2²⁰ page entries take 2²² bytes (4MB) - page frames must map into real memory - Page Table base register must be changed for context switch NO External fragmentation, Internal fragmentation on last page ONLY CS 323 - Operating Systems, Yuanyuan Zhou

Virtual-To-Physical Lookups

- Programs only know virtual addresses
 - The page table can be extremely large
- Each virtual address must be translated
 - May involve walking hierarchical page table
 - Page table stored in memory
 - So, each program memory access requires several actual memory accesses
- Solution: cache "active" part of page table
 - TLB also called "associative memory"

9

2/24/2003

CS 323 - Operating Systems, Yuanvuan Zhou

Yuanyuan Zhou


TLB Function


- If a virtual address is presented to MMU, the hardware checks TLB by comparing all entries simultaneously (in parallel).
- If match is valid, the page is taken from TLB without going through page table.
- If match is not valid
 - MMU detects miss and does an ordinary page table lookup.
 - It then evicts one page out of TLB and replaces it with the new entry, so that next time that page is found in TLB.


44


2/24/2003


CS 323 - Operating Systems, Yuanyuan Zhou











Paging Implementation Issues TLB can be implemented using Associative registers Look-aside memory Content-addressable memory TLB hit ratio (Page address cache hit ratio) Percentage of time page found in associative memory CS 323 - Operating Systems, Yuanyuan Zhou

Hardware-Controlled TLB

- On a TLB miss (different from page fault)
 - Hardware loads the PTE into the TLB
 - Need to write back if there is no free entry
 - Generate a fault if the page containing the PTE is invalid
 - VM software performs fault handling
 - Restart the CPU
- On a TLB hit, hardware checks the valid bit
 - If valid, pointer to page frame in memory
 - If invalid, the hardware generates a page fault
 - Perform page fault handling
 - Restart the faulting instruction

17

2/24/2003

CS 323 - Operating Systems, Yuanyuan Zhou

Software-Controlled TLB

- On a miss in TLB, VM software
 - Write back if there is no free entry
 - Check if the page containing the PTE is in memory
 - If no, perform page fault handling
 - Load the PTE into the TLB
 - Restart the faulting instruction
- On a hit in TLB, the hardware checks valid bit
 - If valid, pointer to page frame in memory
 - If invalid, the hardware generates a page fault
 - Perform page fault handling
 - Restart the faulting instruction
- Example: RISC including SPARC, Alpha, MIPS, HP PA

18

2/24/2003

CS 323 - Operating Systems, Yuanyuan Zhou

Hardware vs. Software Controlled

- Hardware approach
 - Efficient
 - Inflexible
 - Need more space for page table
- Software approach
 - Flexible
 - Software can do mappings by hashing
 - PP# → (Pid, VP#)
 - (Pid, VP#) \rightarrow PP#
 - Can deal with large virtual address space

1

2/24/2003

CS 323 - Operating Systems, Yuanyuan Zhou

Group Discussion

- Similarity between Cache and TLB
- Difference between Cache and TLB

20

2/24/2003

CS 323 - Operating Systems Yuanyuan Zhou

Cache vs. TLBs Similarities Differences - Both cache a portion of Associativity • TLB is usually fully setassociative - Both write back on a • Cache can be directmapped Combine L1 cache with TLB Consistency Virtually addressed TLB does not deal with cache consistency with - Why wouldn't everyone memory use virtually addressed • TLB can be controlled caches? by software CS 323 - Operating Systems, 2/24/2003 Yuanvuan Zhou


Effective Access Time • TLB lookup time = ε time unit • Memory cycle -- m microsecond • TLB Hit ratio -- α • Effective access time - Eat = (1m+ε)α+(2m+ε)(1-α) - Eat = 2m+ε-α CS 323 - Operating Systems, Yuanyuan Zhou


What TLB entry to be replaced? Random Pseudo Least Recently Used (LRU) What happens on a context switch? Process tag: change TLB registers and process register No process tag: Invalidate the entire TLB contents What happens when changing a page table entry? Change the entry in memory Invalidate the TLB entry

Multilevel Page Tables

- Since the page table can be very large, one solution is to page the page table
- Divide the page number into
 - An index into a page table of second level page tables
 - A page within a second level page table
- Advantage
 - No need to keeping all the page tables in memory all the time
 - Only recently accessed memory's mapping need to be kept in memory, the rest can be fetched on demand

CS 323 - Operating Systems, 2/24/2003 Yuanyuan Zhou





Since each level is stored as a separate table in memory, converting a logical address to a physical one in a four-level paging may take five memory accesses. Why? CS 323 - Operating Systems, Yuanyuan Zhou

