Log visualizer for Whatsminer ASIC machines
-
Updated
Dec 27, 2022 - Python
Log visualizer for Whatsminer ASIC machines
high abstraction synthesis
Managing your ASIC farm power based on available grid power
Temperature dependent ring oscillators, with different ratios of temperature to voltage dependencies
Kodi / XMBC / Firestick audio addon for the ASIC podcast
Common-Centroid Placement Algorithm for IC design elements
Library of hardware accelerators for popular cryptographic hash functions in SystemVerilog
An analysis on the cascading behavior between Taiwanese Instagram food bloggers, based on Asynchronous Independent Cascade Model (AsIC) and Influence Maximization Model.
Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817
Example of Python and PyTest powered workflow for a HDL simulation
A SystemRDL 2.0 to (synthesizable) SystemVerilog compiler.
Add a description, image, and links to the asic topic page so that developers can more easily learn about it.
To associate your repository with the asic topic, visit your repo's landing page and select "manage topics."