Open-Source VHDL Synthesis for Alhambra II FPGA Board
-
Updated
Jun 30, 2022 - VHDL
Open-Source VHDL Synthesis for Alhambra II FPGA Board
A core which uses BSCAN_SPARTAN3 primitive to transfer a configuration bit-stream from JTAG to SPI.
Add a description, image, and links to the bitstream topic page so that developers can more easily learn about it.
To associate your repository with the bitstream topic, visit your repo's landing page and select "manage topics."