An implementation of the LC-3 architecture in VHDL, as described in the book "Introduction to Computing Systems by P&P".
-
Updated
Aug 18, 2017 - VHDL
An implementation of the LC-3 architecture in VHDL, as described in the book "Introduction to Computing Systems by P&P".
FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64
This project implements a CPU with PIPELINE in VHDL. The full source code description is in the src/doc folder. Our repository is also available in Google Drive if you want the files that we used as tool to designing our CPU. Link on README.
Design and implementation of a complete ARM based CPU.
IITB-RISC is a 16-bit very simple computer developed for the teaching that is based on the Little Computer Architecture.
A simple 5-stage pipelined processor following Harvard's architecture. The processor has RISC-like ISA. There are eight 2-byte general-purpose registers, and another three special-purpose registers (Program Counter, Exception Program Counter, Stack Pointer). The memory address space is 1 MB of 16-bit width and is word addressable.
AUT Computer Architecture Laboratory Material and Template Sources
MIPS DLX project for Insper's 2020.2 Computer Design class.
Computer Architecture that covers the Spartan v8 arch, notes about the Processor written in Vhdl
A simplified version of PDP11 instruction set architecture (ISA) using VHDL.
Arilla - a RISC-V based microcomputer system, with a PS2 mouse controller and 12-bit RGB SVGA graphics card, running Arilla Paint.
Simulation of Designs of Basic Computer & Processor Architecture(4-bit MIPS CPU, Floating Point Adder) in Logisim as assignments of Computer Architecture Sessional course of CSE 306 of CSE, BUET
A 16-bit multi-cycle processor described in VHDL and implemented on an FPGA
Introduction in Dynamic Instruction Scheduling (Advanced Computer Architecture) implementing Tomasulo's Algorithm
Advanced Computer Architecture at EPFL.
IITB-RISC is a six stage pipelined processor described in VHDL and implemented on an FPGA
This is a MIPS 5 stage 32-bit pipelined processor with Harvard architecture, which comes with an assembler to interpret instructions to supported OP codes.
💻 Simulation for the architecture of a processor inspired by the ideas of PDP-11 processor
A pedagogical processor on FPGA, developed at NIIT University.
Add a description, image, and links to the computer-architecture topic page so that developers can more easily learn about it.
To associate your repository with the computer-architecture topic, visit your repo's landing page and select "manage topics."