Sends data from an ADC to a UART-USB interface
fpga
serial
pyserial
verilog
uart
daq
quartus-prime
finite-impulse-response
cyclone-v
signaltap
cyclone-v-gx-starter-kit
data-conversion-card
-
Updated
Feb 25, 2022 - VHDL