Complete design of a Mini Stereo Digital Audio Processor
-
Updated
Jan 3, 2019 - Verilog
Complete design of a Mini Stereo Digital Audio Processor
FPGA based PCM oversampling FIR filter.
Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual files. Download the project and run the main project file.
Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be effectively used to implement FIR, IIR and FFT type.The DA logic replaces the MAC operation of convolution summation o into a bit-serial look-up table read and addition operation .
This project demonstrates DSP capabilities of Terasic DE2-115
Add a description, image, and links to the fir-filter topic page so that developers can more easily learn about it.
To associate your repository with the fir-filter topic, visit your repo's landing page and select "manage topics."