Here are
8 public repositories
matching this topic...
The NOT gate is a logic gate which implements logical negation.
Updated
Apr 22, 2020
VHDL
The NOR gate (NOT-OR) is a logic gate that outputs true only if all its inputs are false.
Updated
Apr 22, 2020
VHDL
The XOR gate (Exclusive OR) is a logic gate that outputs true only if odd number of inputs are true.
Updated
Apr 22, 2020
VHDL
The XNOR gate (Exclusive NOR) is a logic gate that outputs true only if even number of inputs are true.
Updated
Apr 22, 2020
VHDL
The IMPLY gate is a digital logic gate that implements a logical conditional.
Updated
Apr 22, 2020
VHDL
The NAND gate (NOT-AND) is a logic gate that outputs false only if all its inputs are true.
Updated
Apr 22, 2020
VHDL
The AND gate is a basic digital logic gate that implements logical conjunction.
Updated
Apr 22, 2020
VHDL
The OR gate is a basic digital logic gate that implements logical disjunction.
Updated
Apr 22, 2020
VHDL
Improve this page
Add a description, image, and links to the
gate
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
gate
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.