SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
python
flow
simulator
tdd
simulation
foss
verilog
testcase
tdd-utilities
mit-license
systemverilog
icarus-verilog
gtkwave
verification-methodologies
vcd
verilator
svut
-
Updated
Oct 27, 2022 - Python