A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
-
Updated
Dec 11, 2018 - Assembly
A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer
Add a description, image, and links to the high-level-synthesis topic page so that developers can more easily learn about it.
To associate your repository with the high-level-synthesis topic, visit your repo's landing page and select "manage topics."