Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA
-
Updated
Mar 29, 2018 - VHDL
Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA
IIR audio filter in Verilog, running on Zedboard. Fractional integer coefficients.
Multi-level second-order (Silva Steensgaard Structure) delta-sigma modulator
Add a description, image, and links to the iir-filters topic page so that developers can more easily learn about it.
To associate your repository with the iir-filters topic, visit your repo's landing page and select "manage topics."