An AES encryption and decryption project that follows SPI (Serial Peripheral Interface) specification. Implemented in Verilog
-
Updated
May 19, 2023 - Verilog
An AES encryption and decryption project that follows SPI (Serial Peripheral Interface) specification. Implemented in Verilog
modelled encryption-decryption module using verilog. Given a text file, it can be encrypted using encryptor and can be decrypted later using decryptor.
A carry select adder is an arithmetic combinational logic circuit which adds two N- bit binary numbers and outputs their N-bit binary sum and a 1-bit carry.
A digital design for the SPI protocol, delivered as a project for the logic design course
Implementation of Texas Hold'em Poker on Verilog(Basys3 FGPA)
Carry Select Adder Using verilog
This repo is for my IEEE ASU Student Branch Digital IC Design workshop, an introduction to digital design using Verilog, this is a documentation of my tasks.
Verilog programs in gate level, dataflow & behavioural modelling with testbenches written in intel FPGA tested with ModelSim simulator
Using a linear feedback shift register (LFSR), design a pseudorandom binary sequence (PRBS) generator.
11020EECS101002
VARILAG LAGIK
EECS207001
Game built using Logic and Verilog on a BASYS2 board.
2021 Fall EECS-2070 by Prof. 李濬屹 Team37 with @schdoel
Quartus Lab assignments of NTU EE's switching circuit and logic design course (2023 fall).
This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, SystemVerilog, and SVA. The main objectives included designing modules compliant with industry standards such as APB (Advanced Peripheral Bus), memory systems, and systolic matrix multiplication.
Created AMD-Am2901 chip clone (4-bit ALU) with Cadence Virtuoso from a transistor level, manually creating datapath and generating control via CAD. Skills employed: Cadence Virtuoso, Logic (VLSI) Design, Verilog
MK-LMC SIGANFU Tactical Power Armor - Final Verilog Project of Logic Design
Add a description, image, and links to the logic-design topic page so that developers can more easily learn about it.
To associate your repository with the logic-design topic, visit your repo's landing page and select "manage topics."