#
migen
Here are 3 public repositories matching this topic...
gateware for the main fpga, including a hispi decoder and image processing
-
Updated
Sep 27, 2018 - Verilog
USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
-
Updated
Oct 24, 2017 - Verilog
Improve this page
Add a description, image, and links to the migen topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the migen topic, visit your repo's landing page and select "manage topics."