-
Updated
Jul 28, 2023 - Verilog
pnr
Here are 10 public repositories matching this topic...
My Graduation Project for BSc of Engineering Ain Shams Uni which is ASIC implementation of PULPino SoC based on the cv32e40p (RISCY) core sponserd by ICpedia using Synopsys tools
-
Updated
Apr 25, 2024 - Verilog
-
Updated
Nov 30, 2023 - Verilog
RTL to GDSII flow of a low Power configurable multi clock digital system
-
Updated
Mar 3, 2024 - Verilog
Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology
-
Updated
Sep 10, 2023 - Verilog
This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between computer and peripherals. UART mainly contains Transmitter, Receiver and Baud Rate Generator. Baud Rate Generator generates the clock for the UART. We can achieve the desired Baud Rate by using divide factor from sys…
-
Updated
Mar 30, 2022 - Verilog
This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been synthesized using Design Compiler and Back End design using Synopsys IC Compiler II
-
Updated
Apr 29, 2024 - Verilog
Improve this page
Add a description, image, and links to the pnr topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the pnr topic, visit your repo's landing page and select "manage topics."