Super scalar Processor design
-
Updated
Sep 7, 2014 - Verilog
Super scalar Processor design
Single Bus Processor - Summer Project 2016
A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
Senior Design Project at UW-Madison ECE
Design of a simulated 8-bit single-cycle processor using Verilog HDL, which includes an ALU, a register file and other control logic
A Three Stage Pipeline 16-bit processor implemented in Verilog
Sextium® III processor implemented in Verilog
Design and Implementation of 5 stage pipeline architecture using verilog
Verilog implementation of a subset of MIPS 32 Bit Processor Instructions, ISA design, Assembler Design and Compiler design
EV21 RISC Processor Design
ARM processor pipeline implementation. Featuring hazard unit, forwarding unit, SRAM & cache memory.
Project of a Verilog implementation of a multicycle processor for the discipline of Computer Architeture and Design II
A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.
A functional processor in Verilog which supports the Y86-64 ISA with pipelining with hazard control.
8-bit CPU in Verilog
8 bit RISC Processor for SKY 130nm process
4 staged MIPS verilog processor
Structural implementation of a single cycle processor using Verilog. The processor handles the following set of instructions: lw, sw, Rtype instructions (add, sub, and, or, slt), addi, sll, lh.
RISC22 is a simple 22-bit RISC CPU designed in VHDL, featuring a minimal instruction set and a pipelined architecture for efficient execution.
A Pipelined RISC-V Processor with forwarding support and hazard detection.
Add a description, image, and links to the processor-architecture topic page so that developers can more easily learn about it.
To associate your repository with the processor-architecture topic, visit your repo's landing page and select "manage topics."