#

tape-out

Here is 1 public repository matching this topic...

RISC-V-CPU

jasonlin316 / RISC-V-CPU

A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.

processor vector verilog chip risc-v riscv32 gate-level place-and-route tape-out

Updated Dec 2, 2019
Verilog

Improve this page

Add a description, image, and links to the tape-out topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the tape-out topic, visit your repo's landing page and select "manage topics."