#
upf
Here are 3 public repositories matching this topic...
Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology
asic
vhdl
rtl
verilog
synthesis
synopsys
hdl
fpga-soc
pnr
upf
asic-design
synopsys-vcs
synopsys-dc
systemonchip
synopsys-iccii
saed32nm
-
Updated
Sep 10, 2023 - Verilog
Ax-LEAP: Enabling Low-Power Approximations Through Unified Power Format
-
Updated
Feb 12, 2022 - Verilog
Improve this page
Add a description, image, and links to the upf topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the upf topic, visit your repo's landing page and select "manage topics."