High speed C/C++ based behavioural Verilog memory model
-
Updated
Jan 14, 2024 - C
High speed C/C++ based behavioural Verilog memory model
Some of the projects I developed during my studies at University of Thessaly, Electrical & Computer Engineering Dpt.
Add a description, image, and links to the verilog-components topic page so that developers can more easily learn about it.
To associate your repository with the verilog-components topic, visit your repo's landing page and select "manage topics."