Nand2Tetris for MiSTer (as a learning experience for me).
-
Updated
Aug 23, 2022 - Assembly
Nand2Tetris for MiSTer (as a learning experience for me).
8085,8086,AVR
A simple five-stage pipeline MIPS CPU in Verilog.
CS 552 term project : functional design of a microprocessor called the WISC-SP13
Contains solutions of Architecture lab CS321/CS322 (IIT Patna) assignments using Verilog,etc.
Add a description, image, and links to the verilog-hdl topic page so that developers can more easily learn about it.
To associate your repository with the verilog-hdl topic, visit your repo's landing page and select "manage topics."