Reconfigurable Digital Systems HRY591-project.
-
Updated
Feb 17, 2023 - C
#
vivado-hls
Here are 6 public repositories matching this topic...
HLS SHA-3 Accelerator
c
fpga
zynq
cpp
verilog
research-tool
vivado
hardware-acceleration
high-level-synthesis
vivado-hls
vivado-ip-integrator
-
Updated
Nov 25, 2018 - C
This framework was part of the Diploma thesis titled "Architectures and Implementations of the Neural Network LeNet-5 in FPGAs". The main goal of this thesis was to create a LeNet-5 implementation in an FPGA development board, but also form a reusable framework/workflow which can be modified to model and develop other Neural Networks as well.
-
Updated
May 6, 2022 - C
This framework was part of the Diploma thesis titled "Architectures and Implementations of the Neural Network LeNet-5 in FPGAs". The main goal of this thesis was to create a LeNet-5 implementation in an FPGA development board, but also form a reusable framework/workflow which can be modified to model and develop other Neural Networks as well.
machine-learning
zynq
keras
neural-networks
hardware-acceleration
ristretto
vivado-hls
lenet-mnist
fpga-programming
-
Updated
Feb 6, 2024 - C
Improve this page
Add a description, image, and links to the vivado-hls topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vivado-hls topic, visit your repo's landing page and select "manage topics."