SimpleScalar and SPEC 2000 installation instructions

Urvashi Jouhari Department of Computer Engineering and Computer Science, California State University Long Beach {urvashi.jouhri@student.csulb.edu}

Abstract- SimpleScalar simulation toolsets are the most commonly used computer architecture simulation simulator. They provide users the capability to run experiments in an easy and efficient manner to determine the performance of a processor under defined conditions. SPEC 2000 is one of the benchmark suites developed by the Standard Performance Evaluation Corporation (SPEC). Even though newer models have overtaken SPEC 2000, the SPEC 2000 serves as an efficient tool for basic evaluations of the processor performance. This paper aims to provide the installation instructions for installing the SimpleScalar toolsets and SPEC 2000 benchmark suite on a Linux platform. In particular, the instructions are based on modeling the behavior of the cache for analysis of cache performance but they may be extended for other simulation experiments.

Keywords - Cache, SimpleScalar, SPEC 2000, Installation

I. INTRODUCTION

The SimpleScalar tool set is a system software infrastructure used to build modeling applications for program performance analysis, detailed microarchitectural modeling, and hardware-software co-verification. [1] Todd Austin initially developed the SimpleScalar tool set with the assistance of Doug Burger and Guri Sohi. SimpleScalar tool sets are now developed and supported by the SimpleScalar LLC. SimpleScalar tools permit users to setup experimental simulations on processors. This includes modeling of the cache in terms of block size, L1-cache size, L2-cache size, associativity and replacement policies. SimpleScalar also contains tools for debugging, verifying infrastructure and resources for statistical analysis. SimpleScalar simulators can emulate the Alpha, PISA, ARM, and x86 instruction sets. [1] SimpleScalar tools can be built on either UNIX or Windows NT-based Operating Systems. Most 32-bit and 64-bit systems support it. However the most commonly used operating system is the Linux (64-bit) operating system.

SPEC CPU2000, commonly known as SPEC 2000 is a standardized CPU intensive benchmark suite. It was designed by Standard Performance Evaluation Corporation (SPEC) to provide a comparative measure of compute intensive performance across the widest practical range of hardware. [2] Source code benchmarks in the SPEC 2000 are developed via real user applications. These benchmarks prove as a base that permit the testing and analysis of processors, memories and compilers based on defined criteria.

This paper aims to provide the installation instructions required to build the SimpleScalar tool sets and set up the SPEC 2000 benchmark suite in order to run simulations on a Linux (64-bit) operating system. The installation of both the SimpleScalar tool sets and the SPEC 2000 benchmark suite were tested on the Linux platform, Ubuntu 12.10. This paper is organized as follows. Section II explains the installation of SimpleScalar manually. Section III explains the installation of SimpleScalar using a build file. Section IV provides the instructions required to execute the SPEC 2000 benchmarks. Examples to the experimental results along with their output files are included in Sections V and Section VI concludes the paper.

II. INSTALLATION OF SIMPLESCALAR MANUALLY

1. Download the necessary Source code files.

Simpletools-2v0.tgz Simplesim-3v0d.tar.gz Simpleutils-990811.tar.gz Gcc-2.7.2.3.ss.tar.gz

The files are available at www.SimpleScalar.com Alternatively, the files are uploaded on www.stanford.edu/~urvashi/simpletools

2. Under the home directory, create a directory SimpleScalar and copy the four source code files into that directory.

- 3. Launch the 'Terminal' and type:
 - \$ export HOST=i686-pc-linux
 - \$ export IDIR=/home/USER NAME/SimpleScalar
 - \$ export TARGET=sslittle-na-sstrix
 - \$ mkdir \$IDIR
 - \$ cd \$IDIR

This creates the directory "SimpleScalar". The terminal should now display: USER NAME@ubuntu/SimpleScalar\$

- 4. Copy the four source codes files in the "SimpleScalar" directory.
- 5. Installing Simpletools

In the 'Terminal' type:

\$ cd \$IDIR

\$ tar xzvf simpletools-2v0.tgz

\$ rm -rf gcc-2.6.3

6. Installing SimpleUtils

In the 'Terminal' type:

\$ tar xzvf simpleutils-990811.tar.gz

\$ cd simpleutils-990811

7. Now, before proceeding, some errors need to be fixed

In directory "ld" find file ldlex.l and replace all instances of yy current buffer with YY CURRENT BUFFER.

This could be done manually by editing the file OR In the 'Terminal' type:

\$ find . -type f -print0 | xargs -0 sed -i -e 's,yy current buffer,YY CURRENT BUFFER,g'

\$./configure -host=\$HOST -target=\$TARGET -with-gnu-as -with-gnu-ld -prefix=\$IDIR

\$ make

\$ make install

8. Installing Simplesim Simulator

In the 'Terminal' type:

\$ cd \$IDIR

\$ tar xzvf simplesim-3v0d.tgz

\$ cd simplesim-3.0

\$ make config-pisa

\$ make

The installation of the simplesim simulator may be tested by the following command:

\$./sim-safe tests/bin.little/test-math

9. Installing GCC Cross-Compiler

In the 'Terminal' type:

\$ cd \$IDIR

\$ tar xzvf gcc-2.7.2.3.ss.tar.gz

```
$ cd gcc-2.7.2.3
```

\$ export PATH=\$PATH:/home/USER NAME/SimpleScalar/sslittle-na-sstrix/bin

\$./configure -host=\$HOST -target=\$TARGET -with-gnu-as -with-gnu-ld -prefix=\$IDIR

10. Again, a few errors need to be fixed.

In the 'Terminal' type:

\$ make

• Fixing Error 1

In the 'Terminal' type:

\$ chmod +w protoize.c

\$ gedit protoize.c

Once protoize.c opens in gedit, edit line 60 of protoize.c, and replace

#include <varargs.h> with #include <stdarg.h>

• Fixing error 2

\$ chmod +w obstack.h

\$ gedit obstack.h

Once obstack.h opens in gedit, edit obstack.h at line 341 and change

```
*((void **)__o->next_free)++=((void *)datum); with
```

11. To avoid parse errors while compiling, copy the patched files located in the patched directory. In the 'Terminal' type:

\$ cp./patched/sys/cdefs.h ../sslittle-na-sstrix/include/sys/cdefs.h

\$ cp ../sslittle-na-sstrix/lib/libc.a ../lib/

\$ cp ../sslittle-na-sstrix/lib/crt0.o ../lib/

- 12. Download the "ar-ranlib.tar" file from www.stanford.edu/~urvashi/simpletools, un-tar it and place its contents in the directory "sslittle-na-sstrix/bin"
- 13. Confirm that these files have "execution & write permission"

In the 'Terminal' type:

\$ cd \$IDIR/sslittle-na-sstrix/bin

ls -al

If you see each file of this folder with write(w) & execution(x) permission then do nothing. Otherwise, assign them the permission by typing in the 'Terminal':

```
chmod +w <filename>
```

chmod +x <filename>

\$ make

14. A number of insn-output.c errors will be received. This can be solved by adding line breaks after each of the three FIXME (line 675, 750 and 823) in the insn-output.c

```
In the 'Terminal' type:

$ gedit insn-output.c

Add the line breaks at lines 675,750 and 823

In the 'Terminal' type:

$ make
```

15. In objc/sendmsg.c, add the following code at line 35

```
#define STRUCT_VALUE 0

$ cd $IDIR/gcc-2.7.2.3/objc
$ chmod +w sendmsg.c
$ gedit sendmsg.c
$ cd ..
$ make LANGUAGES="c c++" CFLAGS="-O" CC="gcc"
```

16. The last make command leads to an error message that requires the exxmain.c file to be edited.

```
In the 'Terminal' type:
```

```
$ chmod +w exxmain.c
```

\$ gedit cxxmain.c

In file cxxmain.c, that is remove the following lines (lines 2978-2979)

```
char * malloc ();
char * realloc ();
```

17. Now, In the 'Terminal' type:

```
$ make LANGUAGES="c c++" CFLAGS="-O" CC="gcc" $ make install LANGUAGES="c c++" CFLAGS="-O" CC="gcc"
```

- 18. This completes the manual installation of SimpleScalar on Ubuntu.
- 19. The installation of SimpleScalar may be tested by using a simple C-program such as:

```
#include <stdio.h>
int main()
{
          printf("Hello, World! \n");
          return 0;
}
```

- 20. Save the C program as "hello.c" in the SimpleScalar directory.
- 21. In the 'Terminal' type:

\$IDIR/bin/sslittle-na-sstrix-gcc -o hello hello.c

\$IDIR/simplesim-3.0/sim-safe hello

22. If SimpleScalar is installed correctly, the program will execute successfully.

III. INSTALLATION OF SIMPLESCALAR USING A BUILD FILE

The following describes the procedure for the installation of SimpleScalar on the Linux platform Ubuntu. This was tested on the Ubuntu version 12.10.

- 1. Download the necessary source code files from www.stanford.edu/~urvashi/SimpleScalar/
- 2. Download the build file from www.stanford.edu/~urvashi/Build/
- 3. In the 'Home' directory create a directory 'SimpleScalar'
- 4. Copy the build file and the downloaded source code files into the 'SimpleScalar' directory.
- 5. In the 'Terminal' type:

```
$ cd SimpleScalar
$ chmod +x SimpleScalar-build.sh
$ export IDIR=$PWD
$ export HOST=i686-pc-linux
$ export TARGET=sslittle-na-sstrix
$ ./SimpleScalar-build.sh
```

This should begin building the source code files.

- 6. Once the 'Terminal displays "USER_NAME@ubuntu /SimpleScalar\$", the installation of SimpleScalar and its necessary code files has completed.
- 7. The installation of SimpleScalar may be tested by using a simple C-program such as:

```
#include <stdio.h>
int main()
{
         printf("Hello, World! \n");
         return 0;
}
```

- 8. Save the C program as "hello.c" in the SimpleScalar directory.
- 9. In the 'Terminal' type:

\$IDIR/bin/sslittle-na-sstrix-gcc -o hello hello.c

\$IDIR/simplesim-3.0/sim-safe hello

10. If SimpleScalar is installed correctly, the program will execute successfully.

IV. RUNNING TESTS ON SIM-CACHE

- Once the SimpleScalar execution is complete, the performance of the cache may be tested using the "sim-cache" simulator.
- 2. Write a simple C-program such as: (This program was written to test the affect of different block sizes of a 8KB L1 cache)

```
#define SIZE_OF_ARRAY 16*1024

#define LOOPS 100

int main()
{
    char array[SIZE_OF_ARRAY];
    register int out_loop;
    register int in_loop;
    register int solution = 0;

for (out_loop = 0; out_loop < NUM_LOOPS; out_loop++)
    {
        for (in_loop = 0; in_loop < ARRAY_SIZE; in_loop++)
        {
            solution *= array[in_loop];
        }
    }
    return solution;
}</pre>
```

- 3. Save the program as Cachetest.c
- 4. In the 'Terminal type:

\$IDIR/bin/sslittle-na-sstrix-gcc Cachetest.c

\$IDIR/simplesim-3.0/sim-cache -redir:prog /dev/null -redir:sim Cachetest output a.out -cache:dl1 (cache specifications)

- 5. Once the program completes execution, it creates an output file Cachetest_output in the SimpleScalar directory with the simulation results.
- 6. A sample output is included in Section V.

IV. INSTALLING SPEC 2000

- 1. Open the SimpleScalar directory and **delete** the "simplesim-3.0" directory that was previously created.
- 2. Download the simplesim files http://www.stanford.edu/~urvashi/Simplesim/
- 3. Copy the "simplesim-3v0e.tgz" file into the SimpleScalar folder
- 4. Now in the terminal type
 - \$ cd SimpleScalar
 - \$ tar xzvf simplesim-3v0e.tgz
 - \$ cd simplesim-3.0
 - \$ make config-alpha
 - \$ make
- 5. Download the SPEC 2000 necessary files from http://www.stanford.edu/~urvashi/Spec2000/
- 6. Copy the downloaded files in the SimpleScalar directory.
- 7. Open the 'Terminal' and type

```
cd SimpleScalar

$ tar xzvf spec2000binary.tgz

$ tar xzvf spec2000args.tgz

$ tar xzvf runscripts.tgz
```

8. Depending on the choice of the benchmark enter the following commands in the Terminal

```
$ cp runscripts/RUN(benchmark) spec2000args/(benchmark)
$ cd spec2000args/(benchmark)
$ ./RUN(benchmark) ../../simplesim-3.0/sim-outorder ../../spec2000binaries/(benchmark)00.peak.ev6—config (configuration file).config — redir:sim (output file name) .txt
```

9. Once the configuration file is done executing, a file with the specified output file name is created in the directory of the chosen benchmark.

V. SAMPLE OUTPUTS AND CONFIGRATION FILES

1. Sample output to "hello.c"

```
sim: simulation started @ Mon Apr 1 16:58:29 2013, options follow:
```

sim-safe: This simulator implements a functional simulator. This functional simulator is the simplest, most user-friendly simulator in the SimpleScalar tool set. Unlike sim-fast, this functional simulator checks for all instruction errors, and the implementation is crafted for clarity rather than speed.

```
# -config
                      # load configuration from a file
# -dumpconfig
                         # dump configuration to a file
# -h
                false # print help message
# -v
                false # verbose operation
# -d
                false # enable debug message
# -i
                false # start in Dlite debugger
-seed
                    1 # random number generator seed (0 for timer seed)
# -q
                false # initialize and terminate immediately
# -chkpt
                 <null> # restore EIO trace execution from <fname>
# -redir:sim
                  <null> # redirect simulator output to file (non-interactive only)
                   <null> # redirect simulated program output to file
# -redir:prog
                   0 # simulator scheduling priority
-nice
                     0 # maximum number of inst's to execute
-max:inst
sim: ** starting functional simulation **
Hello, World! I think this crap actually works!!!!!!
sim: ** simulation statistics **
sim num insn
                          7778 # total number of instructions executed
                          4132 # total number of loads and stores executed
sim num refs
sim elapsed time
                             1 # total simulation time in seconds
sim inst rate
                     7778.0000 # simulation speed (in insts/sec)
ld text base
                    0x00400000 # program text (code) segment base
ld text size
                       71984 # program text (code) size in bytes
ld data base
                     0x10000000 # program initialized data segment base
                        8352 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld data size
ld stack base
                     0x7fffc000 # program stack segment base (highest address in stack)
                        16384 # program initial stack size
ld_stack_size
```

ld_prog_entry 0x00400140 # program entry point (initial PC)

ld environ base 0x7fff8000 # program environment base address address

ld_target_big_endian 0 # target executable endian-ness, non-zero if big endian

mem.page_count 26 # total number of pages allocated mem.page_mem 104k # total size of memory pages allocated mem.ptab_misses 26 # total first level page table misses mem.ptab_accesses mem.ptab_miss_rate 26 # total first level page table accesses 0.0001 # first level page table miss rate

2. Sample output to "Cachetest.c"

Cache parameters chosen: L1 size=8KB

Block size=8bytes Associativity=1

Replacement policy=LRU

sim: simulation started @ Mon Apr 1 17:04:59 2013, options follow:

sim-cache: This simulator implements a functional cache simulator. Cache statistics are generated for a user-selected cache and TLB configuration, which may include up to two levels of instruction and data cache (with any levels unified), and one level of instruction and data TLBs. No timing information is generated.

```
# -config
                      # load configuration from a file
# -dumpconfig
                          # dump configuration to a file
# -h
                 false # print help message
# -v
                 false # verbose operation
# -d
                false # enable debug message
# -i
                false # start in Dlite debugger
-seed
                    1 # random number generator seed (0 for timer seed)
# -q
                 false # initialize and terminate immediately
# -chkpt
                  <null> # restore EIO trace execution from <fname>
# -redir:sim
              output block # redirect simulator output to file (non-interactive only)
                 /dev/null # redirect simulated program output to file
# -redir:prog
                   0 # simulator scheduling priority
-nice
                     0 # maximum number of inst's to execute
-max:inst
-cache:dl1
              dl1:1024:8:1:1 # 11 data cache config. i.e., {<config>|none}
              ul2:1024:64:4:1 # 12 data cache config, i.e., {<config>|none}
-cache:dl2
-cache:il1
              il1:256:32:1:1 # 11 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il2
                    dl2 # l2 instruction cache config. i.e., {<config>|dl2|none}
-tlb:itlb
            itlb:16:4096:4:1 # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb
             dtlb:32:4096:4:1 # data TLB config, i.e., {<config>|none}
-flush
                 false # flush caches on system calls
-cache:icompress
                      false # convert 64-bit inst addresses to 32-bit inst equivalents
# -pcstat
                 <null> # profile stat(s) against text addr's (mult uses ok)
```

The cache config parameter <config> has the following format:

```
<name>:<nsets>:<bsize>:<assoc>:<repl>
<name> - name of the cache being defined
<nsets> - number of sets in the cache
<bsize> - block size of the cache
<assoc> - associativity of the cache
<repl> - block replacement strategy, 'I'-LRU, 'f'-FIFO, 'r'-random
```

Examples: -cache:dl1 dl1:4096:32:1:l -dtlb dtlb:128:4096:32:r

Cache levels can be unified by pointing a level of the instruction cache hierarchy at the data cache hierarchy using the "dl1" and "dl2" cache configuration arguments. Most sensible combinations are supported, e.g.,

A unified l2 cache (il2 is pointed at dl2):
-cache:il1 il1:128:64:1:1 -cache:il2 dl2
-cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

Or, a fully unified cache hierarchy (il1 pointed at dl1):
-cache:il1 dl1
-cache:dl1 ul1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1

sim: ** starting functional simulation w/ caches **

sim: ** simulation statistics ** sim num insn 14752723 # total number of instructions executed sim num refs 1642123 # total number of loads and stores executed 2 # total simulation time in seconds sim elapsed time sim inst rate 7376361.5000 # simulation speed (in insts/sec) il1.accesses 14752723 # total number of accesses 14752346 # total number of hits il1.hits 377 # total number of misses il1.misses il1.replacements 171 # total number of replacements il1.writebacks 0 # total number of writebacks il1.invalidations 0 # total number of invalidations il1.miss rate 0.0000 # miss rate (i.e., misses/ref) il1.repl rate 0.0000 # replacement rate (i.e., repls/ref) il1.wb rate 0.0000 # writeback rate (i.e., wrbks/ref) il1.inv rate 0.0000 # invalidation rate (i.e., invs/ref) 1642193 # total number of accesses dl1.accesses dl1.hits 1435736 # total number of hits dl1.misses 206457 # total number of misses dl1.replacements 205433 # total number of replacements dl1.writebacks 639 # total number of writebacks dl1.invalidations 0 # total number of invalidations dl1.miss rate 0.1257 # miss rate (i.e., misses/ref) dl1.repl rate 0.1251 # replacement rate (i.e., repls/ref) dl1.wb rate 0.0004 # writeback rate (i.e., wrbks/ref) dl1.inv rate 0.0000 # invalidation rate (i.e., invs/ref) 207473 # total number of accesses ul2.accesses ul2.hits 206830 # total number of hits ul2.misses 643 # total number of misses ul2.replacements 0 # total number of replacements 0 # total number of writebacks ul2.writebacks ul2.invalidations 0 # total number of invalidations ul2.miss rate 0.0031 # miss rate (i.e., misses/ref) ul2.repl rate 0.0000 # replacement rate (i.e., repls/ref) ul2.wb rate 0.0000 # writeback rate (i.e., wrbks/ref) ul2.inv rate 0.0000 # invalidation rate (i.e., invs/ref) 14752723 # total number of accesses itlb.accesses itlb.hits 14752717 # total number of hits

6 # total number of misses

itlb.misses

itlb.replacements 0 # total number of replacements itlb.writebacks 0 # total number of writebacks itlb.invalidations 0 # total number of invalidations 0.0000 # miss rate (i.e., misses/ref) itlb.miss rate itlb.repl rate 0.0000 # replacement rate (i.e., repls/ref) itlb.wb rate 0.0000 # writeback rate (i.e., wrbks/ref) 0.0000 # invalidation rate (i.e., invs/ref) itlb.inv rate dtlb.accesses 1642193 # total number of accesses dtlb.hits 1642182 # total number of hits dtlb.misses 11 # total number of misses dtlb.replacements 0 # total number of replacements dtlb.writebacks 0 # total number of writebacks 0 # total number of invalidations dtlb.invalidations dtlb.miss rate 0.0000 # miss rate (i.e., misses/ref) dtlb.repl rate 0.0000 # replacement rate (i.e., repls/ref) dtlb.wb rate 0.0000 # writeback rate (i.e., wrbks/ref) dtlb.inv rate 0.0000 # invalidation rate (i.e., invs/ref) 0x00400000 # program text (code) segment base ld text base 23008 # program text (code) size in bytes ld text size ld data base 0x10000000 # program initialized data segment base 4096 # program init'ed `.data' and uninit'ed `.bss' size in bytes ld data size ld stack base 0x7fffc000 # program stack segment base (highest address in stack) ld stack size 16384 # program initial stack size ld prog entry 0x00400140 # program entry point (initial PC) ld environ base 0x7fff8000 # program environment base address address ld target big endian 0 # target executable endian-ness, non-zero if big endian mem.page count 14 # total number of pages allocated 56k # total size of memory pages allocated mem.page mem mem.ptab misses 1228814 # total first level page table misses mem.ptab accesses 61211958 # total page table accesses mem.ptab miss rate 0.0201 # first level page table miss rate

3. Sample configuration file:

Cache Parameters chosen: L1 size=8KB L2 size=256 KB

```
# load configuration from a file
# -config
# dump configuration to a file
# -dumpconfig
# print help message
# -h
                    false
# verbose operation
                    false
# enable debug message
# -d
                    false
# start in Dlite debugger
# -i
                   false
# random number generator seed (0 for timer seed)
-seed
                       1
```

```
# initialize and terminate immediately
# -q
                    false
# restore EIO trace execution from <fname>
# -chkpt
                     <null>
# redirect simulator output to file (non-interactive only)
# -redir:sim
                      <null>
# redirect simulated program output to file
# -redir:prog
                      <null>
# simulator scheduling priority
-nice
# maximum number of inst's to execute
-max:inst
# number of insts skipped before timing starts
-fastfwd
# generate pipetrace, i.e., <fname|stdout|stderr> <range>
# -ptrace
                     <null>
# instruction fetch queue size (in insts)
-fetch:ifqsize
# extra branch mis-prediction latency
-fetch:mplat
# speed of front-end of machine relative to execution core
-fetch:speed
# branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred
                     2lev
# bimodal predictor config ()
-bpred:bimod
# 2-level predictor config (<11size> <12size> <hist size> <xor>)
-bpred:2lev
                  1 256 8 0
# combining predictor config (<meta table size>)
-bpred:comb
                    1024
# return address stack size (0 for no return stack)
-bpred:ras
# BTB config (<num_sets> <associativity>)
-bpred:btb
                  25\overline{6}\ 2
# speculative predictors update in {ID|WB} (default non-spec)
# -bpred:spec_update
                          <null>
# instruction decode B/W (insts/cycle)
-decode:width
```

```
# instruction issue B/W (insts/cycle)
-issue:width
# run pipeline with in-order issue
-issue:inorder
                       false
# issue instructions down wrong execution paths
-issue:wrongpath
                          true
# instruction commit B/W (insts/cycle)
-commit:width
# register update unit (RUU) size
-ruu:size
                       32
# load/store queue (LSQ) size
-lsq:size
                        32
#11 data cache config, i.e., {<config>|none}
                  dl1:256:32:1:1
-cache:dl1
#11 data cache hit latency (in cycles)
-cache:dl1lat
# 12 data cache config, i.e., {<config>|none}
                  ul2:4096:64:1:f
-cache:dl2
# 12 data cache hit latency (in cycles)
-cache:dl2lat
#11 inst cache config, i.e., {<config>|d11|d12|none}
-cache:il1
                 il1:64:32:4:f
#11 instruction cache hit latency (in cycles)
-cache:illlat
# 12 instruction cache config, i.e., {<config>|d12|none}
-cache:il2
                       dl2
# 12 instruction cache hit latency (in cycles)
-cache:il2lat
# flush caches on system calls
-cache:flush
                       false
# convert 64-bit inst addresses to 32-bit inst equivalents
-cache:icompress
                          false
# memory access latency (<first_chunk> <inter_chunk>)
                  100 20
-mem:lat
# memory access bus width (in bytes)
-mem:width
# instruction TLB config, i.e., {<config>|none}
-tlb:itlb
                itlb:16:4096:4:1
```

```
# data TLB config, i.e., {<config>|none}
-tlb:dtlb
                 dtlb:32:4096:4:1
# inst/data TLB miss latency (in cycles)
-tlb:lat
                      100
# total number of integer ALU's available
-res:ialu
# total number of integer multiplier/dividers available
-res:imult
# total number of memory system ports available (to CPU) -res:memport 2
-res:memport
# total number of floating point ALU's available
-res:fpalu
# total number of floating point multiplier/dividers available
-res:fpmult
# profile stat(s) against text addr's (mult uses ok)
# -pcstat
                     <null>
# operate in backward-compatible bugs mode (for testing only)
-bugcompat
                         false
#command line parameters
-max:inst 100000000
-fastfwd 300000000
```

4. Sample output file created from execution of sample configuration file:

sim: simulation started @ Tue Apr 23 15:44:27 2013, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue superscalar processor with a two-level memory system and speculative execution support. This simulator is a performance simulator, tracking the latency of all pipeline operations.

```
# -config
                      # load configuration from a file
# -dumpconfig
                         # dump configuration to a file
# -h
                false # print help message
# -v
                false # verbose operation
# -d
                false # enable debug message
# -i
                false # start in Dlite debugger
                   1 # random number generator seed (0 for timer seed)
-seed
                false # initialize and terminate immediately
# -q
# -chkpt
                 <null> # restore EIO trace execution from <fname>
# -redir:sim
                11 8k.txt # redirect simulator output to file (non-interactive only)
# -redir:prog
                   <null> # redirect simulated program output to file
                   0 # simulator scheduling priority
-nice
                100000000 # maximum number of inst's to execute
-max:inst
-fastfwd
                300000000 # number of insts skipped before timing starts
# -ptrace
                 <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
```

```
-fetch:ifqsize
                      4 # instruction fetch queue size (in insts)
-fetch:mplat
                      3 # extra branch mis-prediction latency
-fetch:speed
                      1 # speed of front-end of machine relative to execution core
                  2lev # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred
-bpred:bimod
                2048 # bimodal predictor config ()
-bpred:2lev
               1 256 8 0 # 2-level predictor config (<11size> <12size> <hist size> <xor>)
-bpred:comb
                1024 # combining predictor config (<meta table size>)
-bpred:ras
                     4 # return address stack size (0 for no return stack)
-bpred:btb
              256 2 # BTB config (<num sets> <associativity>)
#-bpred:spec update
                          <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width
                       4 # instruction decode B/W (insts/cycle)
-issue:width
                      4 # instruction issue B/W (insts/cycle)
-issue:inorder
                    false # run pipeline with in-order issue
-issue:wrongpath
                      true # issue instructions down wrong execution paths
-commit:width
                        4 # instruction commit B/W (insts/cycle)
-ruu:size
                    32 # register update unit (RUU) size
                   32 # load/store queue (LSQ) size
-lsq:size
              dl1:256:32:1:1 # 11 data cache config, i.e., {<config>|none}
-cache:dl1
-cache:dl1lat
                      1 # 11 data cache hit latency (in cycles)
-cache:dl2
              ul2:4096:64:1:f # 12 data cache config, i.e., {<config>|none}
-cache:dl2lat
                      6 # 12 data cache hit latency (in cycles)
-cache:il1
              il1:64:32:4:f # 11 inst cache config, i.e., {<config>|dl1|dl2|none}
                      1 # 11 instruction cache hit latency (in cycles)
-cache:illlat
-cache:il2
                   dl2 # 12 instruction cache config, i.e., {<config>|dl2|none}
                     6 # 12 instruction cache hit latency (in cycles)
-cache:il2lat
                   false # flush caches on system calls
-cache:flush
                      false # convert 64-bit inst addresses to 32-bit inst equivalents
-cache:icompress
              100 20 # memory access latency (<first chunk> <inter chunk>)
-mem:lat
-mem:width
                       8 # memory access bus width (in bytes)
-tlb:itlb
            itlb:16:4096:4:1 # instruction TLB config. i.e., {<config>|none}
-tlb:dtlb
             dtlb:32:4096:4:1 # data TLB config, i.e., {<config>|none}
                  100 # inst/data TLB miss latency (in cycles)
-tlb:lat
-res:ialu
                    2 # total number of integer ALU's available
-res:imult
                     1 # total number of integer multiplier/dividers available
                       2 # total number of memory system ports available (to CPU)
-res:memport
                     1 # total number of floating point ALU's available
-res:fpalu
-res:fpmult
                     1 # total number of floating point multiplier/dividers available
# -pcstat
                 <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat
                    false # operate in backward-compatible bugs mode (for testing only)
```

Pipetrace range arguments are formatted as follows:

```
{{@|#}<start>}:{{@|#|+}<end>}
```

Both ends of the range are optional, if neither are specified, the entire execution is traced. Ranges that start with a `@' designate an address range to be traced, those that start with an `#' designate a cycle count range. All other range values represent an instruction count range. The second argument, if specified with a `+', indicates a value relative to the first argument, e.g., 1000:+100 == 1000:1100. Program symbols may be used in all contexts.

```
Examples: -ptrace FOO.trc #0:#1000
-ptrace BAR.trc @2000:
-ptrace BLAH.trc :1500
-ptrace UXXE.trc :
-ptrace FOOBAR.trc @main:+278
```

```
Branch predictor configuration examples for 2-level predictor:
  Configurations: N, M, W, X
   N # entries in first level (# of shift register(s))
    W width of shift register(s)
   M # entries in 2nd level (# of counters, or other FSM)
   X (yes-1/no-0) xor history and address for 2nd level index
  Sample predictors:
   GAg : 1, W, 2^{N}, 0
   GAp : 1, W, M (M > 2^{N}), 0
    PAg : N, W, 2^W, 0
    PAp : N, W, M (M == 2^{(N+W)}), 0
    gshare: 1, W, 2<sup>\text{N}</sup>, 1
 Predictor 'comb' combines a bimodal and a 2-level predictor.
 The cache config parameter <config> has the following format:
  <name>:<nsets>:<bsize>:<assoc>:<repl>
  <name> - name of the cache being defined
  <nsets> - number of sets in the cache
  <br/>bsize> - block size of the cache
  <assoc> - associativity of the cache
  <repl> - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random
  Examples: -cache:dl1 dl1:4096:32:1:1
          -dtlb dtlb:128:4096:32:r
 Cache levels can be unified by pointing a level of the instruction cache
 hierarchy at the data cache hierarchy using the "dl1" and "dl2" cache
 configuration arguments. Most sensible combinations are supported, e.g.,
  A unified 12 cache (il2 is pointed at dl2):
    -cache:il1 il1:128:64:1:1 -cache:il2 dl2
   -cache:dl1 dl1:256:32:1:1 -cache:dl2 ul2:1024:64:2:1
  Or, a fully unified cache hierarchy (il1 pointed at dl1):
    -cache:il1 dl1
    -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l
sim: ** fast forwarding 300000000 insts **
warning: partially supported sigprocmask() call...
warning: partially supported sigaction() call...
warning: unsupported setsysinfo() call...
sim: ** starting performance simulation **
sim: ** simulation statistics **
sim num insn
                       100000000 # total number of instructions committed
sim num refs
                       40597581 # total number of loads and stores committed
                        30290152 # total number of loads committed
sim num loads
sim num stores
                      10307429.0000 # total number of stores committed
sim num branches
                           573315 # total number of branches committed
                            181 # total simulation time in seconds
sim elapsed time
sim inst rate
                    552486.1878 # simulation speed (in insts/sec)
                      100589340 # total number of instructions executed
sim total insn
```

```
sim total refs
                     40697693 # total number of loads and stores executed
sim total loads
                      30381427 # total number of loads executed
sim_total_stores
                    10316266.0000 # total number of stores executed
sim total branches
                         644751 # total number of branches executed
sim cycle
                    281058104 # total simulation time in cycles
sim IPC
                     0.3558 # instructions per cycle
sim CPI
                      2.8106 # cycles per instruction
sim exec BW
                         0.3579 # total instructions (mis-spec + committed) per cycle
sim IPB
                    174.4242 # instruction per branch
IFQ count
                     996627534 # cumulative IFQ occupancy
IFQ fcount
                     248554626 # cumulative IFQ full count
ifq occupancy
                        3.5460 # avg IFQ occupancy (insn's)
ifq rate
                    0.3579 # avg IFQ dispatch rate (insn/cycle)
ifq latency
                     9.9079 # avg IFQ occupant latency (cycle's)
                    0.8844 # fraction of time (cycle's) IFQ was full
ifq full
RUU count
                     8113007208 # cumulative RUU occupancy
RUU fcount
                      244149429 # cumulative RUU full count
                        28.8659 # avg RUU occupancy (insn's)
ruu occupancy
ruu rate
                     0.3579 # avg RUU dispatch rate (insn/cycle)
ruu latency
                     80.6547 # avg RUU occupant latency (cycle's)
ruu full
                    0.8687 # fraction of time (cycle's) RUU was full
LSQ count
                    3704414490 # cumulative LSQ occupancy
LSQ fcount
                          0 # cumulative LSQ full count
lsq occupancy
                       13.1802 # avg LSQ occupancy (insn's)
                    0.3579 # avg LSQ dispatch rate (insn/cycle)
lsq rate
                     36.8271 # avg LSQ occupant latency (cycle's)
lsq latency
lsq full
                    0.0000 # fraction of time (cycle's) LSQ was full
sim slip
                  11956163669 # total number of slip cycles
avg sim slip
                      119.5616 # the average slip between issue and retirement
bpred 2lev.lookups
                          689757 # total number of bpred lookups
bpred 2lev.updates
                         573315 # total number of updates
bpred 2lev.addr_hits
                          467190 # total number of address-predicted hits
bpred 2lev.dir hits
                         467887 # total number of direction-predicted hits (includes addr-hits)
bpred 2lev.misses
                         105428 # total number of misses
bpred 2lev.jr hits
                          496 # total number of address-predicted hits for JR's
bpred 2lev.jr seen
                           661 # total number of JR's seen
bpred 2lev.jr non ras hits.PP
                                     46 # total number of address-predicted hits for non-RAS JR's
bpred 2lev.jr non ras seen.PP
                                     163 # total number of non-RAS JR's seen
bpred 2lev.bpred addr rate 0.8149 # branch address-prediction rate (i.e., addr-hits/updates)
bpred 2lev.bpred dir rate 0.8161 # branch direction-prediction rate (i.e., all-hits/updates)
bpred 2lev.bpred ir rate 0.7504 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred 2lev.bpred jr non ras rate.PP 0.2822 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred 2lev.retstack pushes
                                 940 # total number of address pushed onto ret-addr stack
bpred 2lev.retstack pops
                               608 # total number of address popped off of ret-addr stack
bpred 2lev.used ras.PP
                             498 # total number of RAS predictions used
bpred 2lev.ras hits.PP
                            450 # total number of RAS hits
bpred 2lev.ras rate.PP 0.9036 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses
                    103400270 # total number of accesses
                 100910644 # total number of hits
il1.hits
il1.misses
                    2489626 # total number of misses
il1.replacements
                       2489370 # total number of replacements
il1.writebacks
                         0 # total number of writebacks
il1.invalidations
                          0 # total number of invalidations
il1.miss rate
                      0.0241 # miss rate (i.e., misses/ref)
il1.repl rate
                     0.0241 # replacement rate (i.e., repls/ref)
il1.wb rate
                      0.0000 # writeback rate (i.e., wrbks/ref)
                     0.0000 # invalidation rate (i.e., invs/ref)
il1.inv_rate
```

dl1.accesses 40598320 # total number of accesses dl1.hits 33198327 # total number of hits dl1.misses 7399993 # total number of misses dl1.replacements 7399737 # total number of replacements dl1.writebacks 3004849 # total number of writebacks dl1.invalidations 0 # total number of invalidations dl1.miss rate 0.1823 # miss rate (i.e., misses/ref) dl1.repl rate 0.1823 # replacement rate (i.e., repls/ref) dl1.wb rate 0.0740 # writeback rate (i.e., wrbks/ref) dl1.inv rate 0.0000 # invalidation rate (i.e., invs/ref) ul2.accesses 12894468 # total number of accesses 10862216 # total number of hits ul2.hits ul2.misses 2032252 # total number of misses ul2.replacements 2028156 # total number of replacements 1037055 # total number of writebacks ul2.writebacks ul2.invalidations 0 # total number of invalidations ul2.miss rate 0.1576 # miss rate (i.e., misses/ref) 0.1573 # replacement rate (i.e., repls/ref) ul2.repl rate ul2.wb rate 0.0804 # writeback rate (i.e., wrbks/ref) ul2.inv rate 0.0000 # invalidation rate (i.e., invs/ref) 103400270 # total number of accesses itlb.accesses itlb.hits 103400184 # total number of hits 86 # total number of misses itlb.misses itlb.replacements 24 # total number of replacements itlb.writebacks 0 # total number of writebacks itlb.invalidations 0 # total number of invalidations 0.0000 # miss rate (i.e., misses/ref) itlb.miss rate itlb.repl rate 0.0000 # replacement rate (i.e., repls/ref) 0.0000 # writeback rate (i.e., wrbks/ref) itlb.wb rate itlb.inv rate 0.0000 # invalidation rate (i.e., invs/ref) dtlb.accesses 40598409 # total number of accesses dtlb.hits 40266838 # total number of hits dtlb.misses 331571 # total number of misses dtlb.replacements 331443 # total number of replacements dtlb.writebacks 0 # total number of writebacks dtlb.invalidations 0 # total number of invalidations dtlb.miss rate 0.0082 # miss rate (i.e., misses/ref) dtlb.repl rate 0.0082 # replacement rate (i.e., repls/ref) dtlb.wb rate 0.0000 # writeback rate (i.e., wrbks/ref) dtlb.inv rate 0.0000 # invalidation rate (i.e., invs/ref) sim invalid addrs 0 # total non-speculative bogus addresses seen (debug var) ld text base 0x0120000000 # program text (code) segment base ld text size 1056768 # program text (code) size in bytes ld data base 0x0140000000 # program initialized data segment base ld data size 198995952 # program init'ed `.data' and uninit'ed `.bss' size in bytes ld stack base 0x011ff9b000 # program stack segment base (highest address in stack) ld stack size 16384 # program initial stack size ld prog entry 0x0120015b30 # program entry point (initial PC) 0x011ff97000 # program environment base address address ld environ base ld target big endian 0 # target executable endian-ness, non-zero if big endian mem.page count 5033 # total number of pages allocated mem.page mem 40264k # total size of memory pages allocated mem.ptab misses 7441536 # total first level page table misses mem.ptab accesses 3037148960 # total page table accesses mem.ptab miss rate 0.0025 # first level page table miss rate

VI. CONCLUSION

The paper specifies installation instructions to the SimpleScalar toolset and SPEC2000 benchmark suite. Also, instructions for the modeling of cache using the sim-cache tool of SimpleScalar are described. In addition, instructions for modeling of cache with a configuration file using the SPEC 2000 benchmark are provided. Sample configuration files, programs and outputs are provided. All the necessary downloads and resources are made easily available.

VII. REFERENCES

- 1. http://www.simplescalar.com/
- 2. http://www.spec.org/cpu2000/
- 3. Doug Burger, Todd M. Austin, "SimpleScalar Tool Set, Version 2.0"
- 4. Todd Austin, "SimpleScalar Hacker's guide"
- 5. Todd Austin, Dan Ernst, Eric Larson, Chris Weaver, RajDesikan, Ramadass Nagarajan, Jaehyuk Huh, Bill Yoder, Doug Burger, Steve Keckler, "SimpleScalar Tutorial".
- 6. http://harryscode.blogspot.com/2008/10/installing-simplescalar.html
- 7. http://www.simplescalar.com/docs/install guide v2.txt