Test of a few prototypes of generated ROM macros.
They're surrounded by FF to be able to precisely control address transistions and data capture to evaluate timings.
urish/tt09-rom-test
Releases
No releases published
Languages
- Verilog 62.5%
- Python 30.6%
- Tcl 3.5%
- Makefile 3.4%