Popular repositories Loading

1. v-deep v-deep Public

2. JAMIA-RISC-V JAMIA-RISC-V Public

   Forked from devchadha-jmi/JAMIA-RISC-V

   JAMIA-RISC-V Core is a three stage pipelined general purpose processor written in Verilog using RV32I ISA.

   Verilog

3. FIR-and-IIR-using-Verilog-and-HLS FIR-and-IIR-using-Verilog-and-HLS Public

   Forked from devchadha-jmi/FIR-and-IIR-using-Verilog-and-HLS

   This repository carries the design of FIR and IIR based Low Pass Filter, designed using Verilog and HLS

   JavaScript

4. I2C-protocol I2C-protocol Public

   Verilog

5. UART-protocol UART-protocol Public

   Verilog

6. asynchronous-fifo asynchronous-fifo Public

   Verilog