Skip to content
View varungraj's full-sized avatar

Block or report varungraj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 4bit-pattern-detector 4bit-pattern-detector Public

    4-bit pattern detector in Verilog with FSM. Detects user-defined patterns in serial input, supports overlapping matches, and runs synchronously. Includes testbench for verification. Showcases Veril…

    Verilog

  2. 6bit-rate-limiter-verilog 6bit-rate-limiter-verilog Public

    Verilog implementation of a 6-bit rate limiter with synchronous reset and adjustable step size, including a testbench for verification.

    Verilog