Popular repositories Loading

1. fpga_accelerator_yolov3tiny fpga_accelerator_yolov3tiny Public

   Forked from adamgallas/fpga_accelerator_yolov3tiny

   2024_5_6_backup

   VHDL

2. zynq-soc-hw-sw-design zynq-soc-hw-sw-design Public

   Forked from mbaykenar/zynq-soc-hw-sw-design

   2024_5_16_backup

   Tcl

3. 4x4-to-8x8-upsample-code 4x4-to-8x8-upsample-code Public

   Forked from jalexnoel/4x4-to-8x8-upsample-code

   Supplementary File-A Systolic nxn to 2nx2n Deconvolution Architecture for Upsampling

   Verilog

4. CNN-Implementation-in-Verilog CNN-Implementation-in-Verilog Public

   Forked from boaaaang/CNN-Implementation-in-Verilog

   Convolutional Neural Network RTL-level Design

   Verilog

5. conv_arithmetic conv_arithmetic Public

   Forked from vdumoulin/conv_arithmetic

   A technical report on convolution arithmetic in the context of deep learning

   TeX

6. LeNet-CNN-Accelerator-Hardware-for-FPGA LeNet-CNN-Accelerator-Hardware-for-FPGA Public

   Forked from hazooree/LeNet-CNN-Accelerator-Hardware-for-FPGA

   An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017

   Jupyter Notebook